

LM1880 No-Holds Vertical/Horizontal

General Description

The LM1880 uses compatible Linear/I²L technology to produce the first T.V. horizontal and vertical processing system which completely eliminates the hold controls. The heart of the system is a precision 32 times horizontal frequency VCO which is designed to use a low-cost ceramic resonator as a tuning element.

The VCO signal is divided down in the horizontal section to produce a pre-driver output which is locked to negative sync by means of an on-chip phase detector. The vertical output ramp is injection-locked by vertical sync subject to a sync window derived from the vertical countdown section. A gate pulse centered on the chroma burst is also provided.

Features

- No frequency set-up required for horizontal or vertical
- Ceramic resonator frequency reference
- Accurate horizontal pre-driver duty cycle
- Vertical sync window referenced to horizontal
- Precise interlaced vertical output
- APC loop parameters completely adjustable
- Vertical retrace time adjustable
- Chroma burst gate output
- Internal voltage regulator
- Improved vertical lock time



© 1995 National Semiconductor Corporation TL/H/7915

RRD-B30M115/Printed in U. S. A.

LM1880 No-Holds Vertical/Horizontal

June 1987

Absolute Maximum Rating	S			
If Military/Aerospace specified devices are required,		Sync. Input Voltage (Pins 10, 14)	5 Vp-p	
please contact the National Semicor	nductor Sales	Sawtooth Input Voltage (Pin 1)	5 Vp-p	
Office/Distributors for availability and sp	pecifications.	Package Dissipation. $T_{A} = +25^{\circ}C$	1400 mW	
Supply Current (Pin 9)	40 mA	Above $T_A = 25^{\circ}$ C, Derate Based on		
Output Voltage (Pins 8, 12, 13)	12V	$T_{J(MAX)} = +150^{\circ}C$ and $\theta_{JA} = +90$	°C/W	
Output Current		Storage Temperature Range	-55°C to +150°C	
Pin 8	50 mA	Operating Temperature Range	0°C to +70°C	
Pin 12	15 mA	Load Tomporaturo (Soldoring, 10 coo.)		
Pin 13	10 mA	Leau remperature (Soldering, 10 Sec.)		

Electrical Characteristics (Test Circuit, all SW normally pos. 1, $T_A = 25^{\circ}C$, $V^+ = 12V$)

Parameter	Conditions	Min	Тур	Max	Units
Regulated Voltage (Pin 9)		8.2	8.7	9.2	V
Supply Current (Pin 9)	SW 7 Pos. 2, V ₉ = +7.5V	12	18	24	mA
VCO Reference Voltage (Pin 3)			5.1		V
VCO Control Current (Pin 2)	V2 = 5V		0.25	1.0	μΑ
Horizontal Phase Detector Sink Current (Pin 2)	SW 1, SW 4 Pos. 2, V1 = 3.9V, V2 = 5V 0.3		0.5		mA
Horizontal Phase Detector Source Current (Pin 2)	Ital Phase Detector SW 1, SW 4 Pos. 2, V1 = 1.9V, V2 = 5V 0.3		0.5		mA
Horizontal Output Leakage (Pin 8, OFF Condition)	Change SW 3 to Pos. 2 with Pin 8 High			150	μΑ
Horizontal Output Saturation Voltage (Pin 8, ON Condition)	Change SW 3 to Pos. 2 with Pin 8 Low		0.15	0.4	v
Vertical Output Saturation Voltage (Pin 12)	SW 3, SW 5 Pos. 2		0.25	0.5	v
Burst Gate Saturation Voltage (Pin 13)	SW 1, SW 4 Pos. 2, V1 = 1.9V		0.15	0.4	v
Horizontal Oscillator Free-Running Frequency (Pin 8), (Note 1)	SW 2 Pos. 2	15,550	15,750	15,950	Hz
Horizontal Oscillator Maximum Frequency (Pin 8)	V2 = 7V	16,300			Hz
Horizontal Oscillator Minimum Frequency (Pin 8)	V2 = 3V			15,150	Hz
Vertical Minimum Lock Frequency (Pin 12)	f _H = 15,734 Hz			55.0	Hz
Vertical Maximum Lock Frequency (Pin 12)	SW 6 Pos. 2, f _H = 15,734 Hz	61.7			Hz

Note 1: Assumes ceramic resonator $\rm f_{R}\,=\,503.48~\rm kHz.$

Design Parameters (Application Circuit)

Parameter	Conditions	Min	Тур	Max	Units
Horizontal Pull-In Range			±600		Hz
Horizontal Static Phase Error (S.P.E.)	$\Delta f_H = \pm 600 \text{ Hz}$		±0.5		μs
Horizontal Output Duty Cycle			50		%
Horizontal Oscillator Supply Sensitivity			-1		Hz/V
Vertical Output Retrace Time			600		μs
Burst Gate Width	Flyback Width = 12 μ s		5		μs





component	Typical Value	Comments	Component	Typical Value	Comments
R _{g1} R _{g2}	30k 1.5k	Burst Gate series resistor. Burst Gate shunt resistor, works with R_{g1} to divide flyback pulse and set Burst Gate amplitude. R_{g2}	C _t	0.05 μF	$\begin{array}{l} \mbox{Vertical Retrace timing capacitor,} \\ \mbox{works with } R_t \mbox{ to determine ON} \\ \mbox{time of vertical ramp switch at} \\ \mbox{pin 12.} \\ \mbox{ty. RETRACE} \cong 0.75 R_t C_t \mbox{ sec.} \end{array}$
		$V_{B.G.pk} = \frac{3}{R_{a1} + R_{a2}} V_{FLYBACK}$	Ro	2k	Oscillator phase shift resistor.
R _f	3.9k	Flyback Sawtooth integrator resistor, works with Ct to	Co	130 pF	Works with R _o to produce 45° lag required by VCO phase shifter.
		integrate flyback pulse to 1 Vp-p min sawtooth. For C _f = 0.1 μ F, 85VFL YBACK	R _s	510Ω	Defines Q of ceramic resonator tuned network, which affects VCO control curve.
_		$V_{SAW p-p} \cong 1100000000000000000000000000000000000$	CL	1000 pF	Completes VCO loop with phase lag, required to sustain oscillation
Cf	0.1 μF	Flyback Sawtooth integrator capacitor.			and suppress resonator overtones.
C1	0.1 μF	Sawtooth input coupling capacitor.	R _r	510Ω	Series resistor to device supply pin 9. Must supply sufficient
R _h	7.5k	Horizontal Sync input coupling resistor. $R_h = 0.4 \times V_{SYNC p-p} k\Omega$			current to activate internal shunt regulator. $R_{r} = \frac{V_{(unreg)} - 9V}{\Omega}$
Ch	510 pF	capacitor, blocks vertical sync components.	C9	0.1 μF	0.03 Device supply decoupling
R_v	16k	Vertical sync input integrator resistor.	R _d	1.2k	Horizontal pre-driver output
Cv	0.05 μF	Vertical sync input integrator capacitor, works with $R_{\rm v}$ to			Horizontal driver transistor when pin 8 is OFF.
inte Vp- N.T 1.4	integrate composite sync to -2 Vp-p min pulse. For N.T.S.C. sync, Vert. sync $\approx \frac{1.4 \times 10^{-4}}{B.C.}$ (Comp. sync) Vp-p	C2	0.01 μF	Horizontal APC loop filter high frequency roll-off. C2 also prevents signal on loop filter from saturating phase detector output.	
C10	0.1 μF	Vertical sync coupling capacitor.	R _x R _y	3.3k 100k }	R_x , R_Y and C_c form the Horizontal APC loop filter. See Applications
Rt	16k	Vertical Retrace timing resistor.	C _c	1μFJ	Information to modify loop parameters.

Applications Information

The vertical counter in the LM1880 replaces the conventional vertical oscillator in a television receiver. The vertical lock-in range is governed by the width of the vertical sync window, which opens from count 510 to count 574 following a vertical reset. The vertical lock frequencies are referenced to twice horizontal frequency to insure interlaced vertical and horizontal outputs. For $f_{HORIZ} = 15,734$ Hz, the vertical lock frequencies are calculated as follows:

$$f_{V,HIGH} = \frac{2(15,734)}{510} = 61.7$$
 Hz.

$$f_{V.LOW} = \frac{2(15,734)}{574} = 54.8$$
 Hz.

In virtually all standard and non-standard sync signals the vertical sync is also derived from the horizontal, so that as long as the horizontal sync frequency is within the pull-in range of the LM1880 (approximately \pm 600 Hz), the vertical lock window will remain centered on the vertical sync. Thus, the effective vertical lock range is increased by the horizontal APC:

$$\begin{split} f_{V.HIGH(EFF)} &= \frac{2\,(15,734\,+\,600)}{510} = \,64\,\text{Hz}. \\ f_{V.LOW(EFF)} &= \frac{2\,(15,734\,-\,600)}{574} = 52.7\,\text{Hz}. \end{split}$$

The time required for the vertical to "roll-thru" and lock is a function of the difference frequency and relative phase of $f_{V,LOW}$ and the vertical sync:

$$t_{\text{ROLL-THRU}(\text{AVG})} = \frac{1}{2} \frac{1}{60 - 55 \text{ Hz}} = 100 \text{ ms.}$$

II. HORIZONTAL APC LOOP PARAMETERS

The following information is given to provide a basis for modifying the filter to achieve the desired loop performance. Although the VCO is actually running at 503.5 kHz, for convenience all parameters are referenced to the actual horizontal output frequency at pin 8.

DC Loop Gain

The DC loop gain is the product of the phase detector conversion gain (μ) and the VCO sensitivity (β). For the typical application circuit,

$$\begin{split} \mu &= 1.6 \times 10^{-4} \, \text{R}_{\text{y}} \, \text{V/Rad} \\ \text{and} \\ \beta &= 800 \, \text{Hz/V} \\ \mu \beta &= 0.13 \, \text{R}_{\text{y}} \, \text{Hz/Rad} \\ \text{for } \text{R}_{\text{y}} &= 100 \, \text{k} \Omega, \, \mu \beta &= 13,000 \, \text{Hz/Rad} \end{split}$$

In order to determine static phase error (S.P.E.), the loop gain may be expressed in $\text{Hz}/\mu\text{s}\text{:}$

$$\mu\beta = \frac{13,000 \times 2\pi}{63.5 \,\mu\text{s}} = 1,286 \,\text{Hz}/\mu\text{s}$$

For comparison, this value is nearly double the loop gain of the LM1391. The increased loop gain (reduced phase error) guarantees accurate centering of the burst gate pulse on pin 13 of the LM1880.

The following equations cover AC loop parameters of interest:

Noise Bandwidth

$$f_{NN} \simeq \frac{1 + 2\pi \left(R_x^2/R_y\right) C_C \,\mu\beta}{4R_x C_C} \,\text{Hz}.$$

Damping Factor

$$\mathsf{K} \simeq \frac{\pi}{2} \frac{\mathsf{R}_{\mathsf{x}}^2}{\mathsf{R}_{\mathsf{y}}} \mathsf{C}_{\mathsf{C}} \, \mu \beta$$

Pull-In Range

The pull-in and hold-in range of the LM1880 horizontal APC loop are directly determined by the VCO control range. Thus the loop would be capable of pulling the VCO further than $\pm\,600$ Hz, but it has well defined frequency limits which prevent it from doing so. As a result of these built-in "stops", the loop parameters may be varied over a large range without affecting pull-in performance.

The VCO control range, and hence pull-in, can be modified to some extent by varying the Q of the ceramic resonator with resistor ${\sf R}_{\sf S}$:

 $\begin{array}{l} \mbox{Incr.} \ R_S \rightarrow \ \mbox{Incr.} \ \mbox{Pull-in} \\ \mbox{Reduce} \ R_S \rightarrow \ \mbox{Reduce} \ \mbox{Pull-in} \end{array}$

However, because of the non-linearity of the resonator, ${\sf R}_{\sf S}$ has a much greater effect on the negative side pull-in than the positive side.

III. LAYOUT NOTES

Since the LM1880 uses a counter to derive the horizontal frequency, care must be taken to prevent extraneous signals from the horizontal driver and output stages from feeding back to the VCO where they could cause false counts and consequent severe phase jitter. The following guidelines will prevent this problem from occuring:

- A. Keep the VCO feedback capacitor, $\rm C_L,$ as close as possible to device pins 6 and 7.
- B. Limit the lead length on the horizontal output pin 8. If a long line is required to the driver base, isolate it with a small series resistor $(200-300\Omega)$ next to pin 8.



Circuit Description (See Schematic Diagram)

The LM1880 uses a phase-shift type voltage-controlled oscillator (VCO). The gain for the oscillator loop is derived from differential amplifiers Q30, Q31 and Q22, Q23. The collector current in Q23 is phase-shifted 45° at pin 5 and summed with a portion of the current in Q22, controlled by differential amplifier Q20, Q21. The resulting output phase at pin 4 coupled through the ceramic resonator to pin 6 defines the oscillation frequency. Differential amplifier Q16, Q17, controlled by the pin 2 voltage, determines the current split in Q20 and Q21 and, consequently, the pin 4 phase and oscillation frequency. The multiple-emitter degeneration in Q17 compensates the resonator phase characteristic to produce a nearly linear VCO control curve.

The 503.5 kHz output of the VCO is taken from squaring amplifier Q32, Q33 through Q34 and Q35 to the $l^2L\div 16$ pre-scaler T0–T3. The $2f_H$ output is then divided again in T4 to produce the desired horizontal frequency at gate G8. The horizontal pre-driver section consists of Q3, Q4 and Q5, which produce an open-collector output square-wave at pin 8.

The 2f_H pre-scaler output also drives a data flip-flop which resets the vertical counter F1–F9. The data input of the reset flip-flop is controlled by the vertical sync from pin 10 subject to gates G3 and G5. After 510 2f_H cycles following reset, vertical sync from Q1 and G4 is enabled by G3. A sync pulse received after this time initiates reset on the next 2f_H cycle. If no pulse is received after 542 cycles, G5 will initiate the reset process. A reset pulse from the counter is taken via G9 to the retrace timing section. SCR Q8, Q9 is

normally ON, holding a capacitor on pin 11 near ground. During this time Q11 and Q12 are OFF, allowing the vertical ramp to form on pin 12. When the reset pulse is received, Q7 turns Q8, Q9 OFF and Q11, Q12 ON, discharging the vertical ramp for the duration of the retrace time. Retrace is completed when the pin 11 capacitor charges to the Q8 threshold, and the SCR again latches.

The remaining sections of the device are the horizontal phase detector and burst gate former. The balanced phase detector consists of comparator Q43, Q44 and current source Q39 gated by differential amplifier Q41, Q42. Negative horizontal sync pulses on pin 14 enable the comparator, and the flyback sawtooth on pin 1 switches the current from Q43 to Q44 based on the relative phase between the sync and sawtooth. Q44 takes a (-) current pulse from pin 2, while the pulse in Q43 is turned around in the current mirror Q45, Q46 and Q47 to produce a (+) current pulse at pin 2. These currents are then integrated by the external loop filter to control the VCO.

The flyback sawtooth also switches differential amplifier Q49, Q50, which activates the burst gate. During the first half of the flyback pulse Q49 will be ON, which turns Q51 and Q52 ON and clamps pin 13 near ground. The sawtooth switches Q49, Q51 and Q52 OFF at the peak of the flyback, releasing pin 13. In this manner, the second half of a flyback pulse fed to pin 13 can be used as a burst gate.

Q53, Q54 and Q55 form the active shunt regulator which holds the supply pin 9 at 8.7V typ.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications