



ww.DataSheet4U.com

LM1236 150 MHz I²C Compatible RGB Preamplifier with Internal 254 Character OSD ROM, 512 Character RAM and 4 DACs

General Description

The LM1236 pre-amp is an integrated CMOS CRT preamp. It has an I^2C compatible interface which allows control of all the parameters necessary to directly setup and adjust the gain and contrast in the CRT display. Brightness and bias can be controlled through the DAC outputs, which are well matched to the LM2479 and LM2480 integrated bias clamp ICs. The LM1236 preamp is also designed to be compatible with the LM246x high gain driver family.

Black level clamping of the video signal is carried out directly on the AC coupled input signal into the high impedance preamplifier input, thus eliminating the need for additional clamp capacitors. Horizontal and vertical blanking of the outputs is provided. Vertical blanking is optional and its duration is register programmable.

The IC is packaged in an industry standard 24-lead DIP molded plastic package.

Features

- Internal 254 character OSD ROM usable as either (a) 190 2-color plus 64 4-color characters, (b) 318 2-color characters, or (c) some combination in between
- Internal 512 character RAM, which can be displayed as one single or two independent windows
- Enhanced I²C compatible microcontroller interface to allow versatile Page RAM access

- OSD Window Fade In/Fade Out
- OSD Half Tone Transparency
- OSD override allows OSD messages to override video and the use of burn-in screens with no video output.

PRELIMINARY


September 2003

- 4 DAC outputs (8-bit resolution) for bus controlled CRT bias and brightness
- Spot killer which blanks the video outputs when V_{CC} falls below the specified threshold
- Suitable for use with discrete or integrated clamp, with software configurable brightness mixer
- 4-Bit Programmable start position for internal Horizontal Blanking
- Horizontal blanking and OSD synchronization directly from deflection signals. The blanking can be disabled, if desired.
- Vertical blanking and OSD synchronization directly from deflection signals. The blanking width is register programmable and can be disabled, if desired.
- Power Saving Mode with 65% power reduction
- Matched to LM246x driver and LM2479/80 bias IC's

Applications

- Low end 15" and 17" bus controlled monitors with OSD
- 1024x768 displays up to 85 Hz requiring OSD capability
- Very low cost systems with LM246x driver

Internal Block Diagram



See NS Package Number N24D

Absolute Maximum Ratings (Notes 1, 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage V_{CC} , Pins 10 and 18	6.0V
Peak Video DC Output Source Curre	ent
(Any One Amp) Pins 19, 20 or 21	1.5 mA
Voltage at Any Input Pin (V_{IN})	$V_{CC} \ \text{+}0.5 \geq V_{IN} \geq -0.5 V$
Video Inputs (pk-pk)	$0.0 \leq V_{IN} \leq 1.2V$
Thermal Resistance to Ambient (θ_{JA}) 51°C/W
Power Dissipation (P _D)	
(Above 25°C Derate Based	
on θ_{JA} and T_{J})	2.4W
Thermal Resistance to Case (θ_{JC})	32°C/W
Junction Temperature (T_J)	150°C

ESD Susceptibility (Note 4)	3.0 kV
ESD Machine Model (Note 13)	350V
Storage Temperature	–65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	265°C

Operating Ratings (Note 2)

Temperature Range	0°C to +70°C
Supply Voltage V_{CC}	$4.75V \leq V_{CC} \leq 5.25V$
Video Inputs (pk-pk)	$0.0V \leq V_{IN} \leq 1.0V$

Video Signal Electrical Characteristics

Unless otherwise noted: $T_A = 25^{\circ}C$, $V_{CC} = +5.0V$, $V_{IN} = 0.70 V_{P-P}$, $V_{ABL} = V_{CC}$, $C_L = 8 \text{ pF}$, Video Outputs = 2.0 V_{P-P} . Setting numbers refer to the definitions in *Table 1*. See (Note 7) for Min and Max parameters and (Note 6) for Typicals.

Symbol	Parameter	Conditions	Min	Тур	Мах	Units	
I _S	Supply Current	Test Setting 1, both supplies, no		200	250	mA	
		output loading. See (Note 8).				_	
I _{S-PS}	Supply Current, Power Save Mode	Test Setting 1, both supplies, no output loading. See (Note 8).		70	95	mA	
V _{O BLK}	Active Video Black Level Output Voltage	Test Setting 4, no AC input signal, DC offset (register 0x8438 set to 0xd5).		1.2		VDC	
$V_{O BLK STEP}$	Active Video Black Level Step Size	Test Setting 4, no AC input signal.		100		mVDC	
V _O Max	Maximum Video Output Voltage	Test Setting 3, Video in = 0.70 V_{P-P}	4.0	4.3		V	
LE	Linearity Error	Test Setting 4, staircase input signal. See(Note 9)		5		%	
t _r	Video Rise Time	(Note 5), 10% to 90%, Test Setting 4, AC input signal.		3.1		ns	
OS _R	Rising Edge Overshoot	(Note 5), Test Setting 4, AC input signal.		2		%	
t _f	Video Fall Time	(Note 5), 90% to 10%, Test Setting 4, AC input signal.		2.9		ns	
OS _F	Falling Edge Overshoot	(Note 5), Test Setting 4, AC input signal.		2		%	
BW	Channel Bandwidth (-3 dB)	(Note 5), Test Setting 4, AC input signal.		150		MHz	
V _{SEP} 10 kHz	Video Amplifier 10 kHz Isolation	(Note 14), Test Setting 8.		-60		dB	
V _{SEP} 10 MHz	Video Amplifier 10 MHz Isolation	(Note 14), Test Setting 8.		-50		dB	
A _V Max	Maximum Voltage Gain	Test Setting 8, AC input signal.	3.8	4.1		V/V	
A _V C-50%	Contrast Attenuation @ 50%	Test Setting 5, AC input signal.		-5.2		dB	
$A_V Min/A_V Max$	Maximum Contrast Attenuation (dB)	Test Setting 2, AC input signal.		-20		dB	
A _V G-50%	Gain Attenuation @ 50%	Test Setting 6, AC input signal.		-4.0		dB	
A _V G-Min	Maximum Gain Attenuation	Test Setting 7, AC input signal.		-11		dB	
A _v Match	Maximum Gain Match between Channels	Test Setting 3, AC input signal.		±0.5		dB	
A _V Track	Track Gain Change between Channels Tracking when changing from Test Setting 8 to Test Setting 5. See (Note 11).			±0.5		dB	

LM1236

Video Signal Electrical Characteristics (Continued) Unless otherwise noted: $T_A = 25^{\circ}C$, $V_{CC} = +5.0V$, $V_{IN} = 0.70 V_{P-P}$, $V_{ABL} = V_{CC}$, $C_L = 8 \text{ pF}$, Video Outputs = 2.0 V_{P-P} . Setting numbers refer to the definitions in *Table 1*. See (Note 7) for Min and Max parameters and (Note 6) for Typicals.

L
ľ
ŀ
L

)ataSh Symbol om	Parameter	Conditions	Min	Тур	Max	Units
V _{ABL} TH	V _{ABL} TH ABL Control Range Upper Limit (Note 12), Test Setting 4, AC input signal.			4.8		V
V _{ABL} Range	ABL Gain Reduction Range	(Note 12), Test Setting 4, AC input signal.		2.8		V
A _{V 3.5} /A _{V Max}	ABL Gain Reduction at 3.5V	(Note 12), Test Setting 4, AC input signal. $V_{ABL} = 3.5V$		-2		dB
A _{V 2.0} /A _{V Max}	ABL Gain Reduction at 2.0V	(Note 12), Test Setting 4, AC input signal. $V_{ABL} = 2.0V$		-12		dB
I _{ABL} Active	ABL Input Bias Current during ABL	(Note 12), Test Setting 4, AC input signal. $V_{ABL} = V_{ABL}$ MIN GAIN				μA
I _{ABL} Max	ABL Input Current Sink Capability	(Note 12), Test Setting 4, AC input signal.			1.0	mA
V _{ABL} Max	Maximum ABL Input Voltage during Clamping	(Note 12), Test Setting 4, AC input signal. $I_{ABL} = I_{ABL} MAX$			V _{CC} + 0.1	V
A _V ABL Track	ABL Gain Tracking Error	(Note 9), Test Setting 4, 0.7 V_{P-P} input signal, ABL voltage set to 4.5V and 2.5V.			4.5	%
R _{IP}	Minimum Input Resistance (pins 5, 6, 7)	Test Setting 4.		20		MΩ

OSD Electrical Characteristics

Unless otherwise noted: $T_A = 25$ °C, $V_{CC} = +5.0$ V. See (Note 7) for Min and Max parameters and (Note 6) for Typicals.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{OSDHIGH} max	Maximum OSD Level with OSD	Palette Set at 111, OSD Contrast =		4.5		V
	Contrast 11	11, Test Setting 3		4.5		V
V _{OSDHIGH} 10	Maximum OSD Level with OSD	Palette Set at 111, OSD Contrast =		3.9		V
	Contrast 10	10, Test Setting 3		3.9		V
V _{OSDHIGH} 01	Maximum OSD Level with OSD	Palette Set at 111, OSD Contrast =		3.2		V
	Contrast 01	01, Test Setting 3		3.2		V
V _{OSDHIGH} 00	Maximum OSD Level with OSD	Palette Set at 111, OSD Contrast =		2.4		V
	Contrast 00	00, Test Setting 3		2.4		V
ΔV_{OSD} (Black)	Difference between OSD Black	Register 08=0x18, Input Video =				
	Level and Video Black Level (same	Black, Same Channel, Test Setting	20			mV
	channel)	8				
$\Delta V_{BL,OSD-Video}$	Difference between OSD Black	Register 08=0x18, Input Video =				
(Ch-Ch)	Level and Video Black Level	Black, Same Channel, Same		20		mV
	between any two channels	Channel, Test Setting 8				
ΔV_{OSD} (White)	Output Match between Channels	Palette Set at 111, OSD Contrast =				
		11, Maximum difference between R,		3		%
		G, and B				
$\Delta V_{OSD} / V_{Video}$	Matching of OSD to Video peak to	Palette Set at 111, OSD Contrast =				
(White)	peak amplitude ratios between	10, Test Setting 4		3		%
	channels, normalized to the					/0
	smallest ratio.					
V _{OSD-out} (Track)	Output Variation between Channels	OSD contrast varied from max to		3		%
		min	3			/0

DAC Output Electrical Characteristics Unless otherwise noted: $T_A = 25^{\circ}$ C, $V_{CC} = +5.0$ V, $V_{IN} = 0.7$ V, $V_{ABL} = V_{CC}$, $C_L = 8$ pF, Video Outputs = 2.0 V_{P-P} . See (Note 7) for Min and Max parameters and (Note 6) for Typicals. DAC parameters apply to all 4 DACs.

v Symbol aShee	t4U.com Parameter	Conditions	Min	Тур	Max	Units
V _{Min DAC}	Min Output Voltage of DAC	Register Value = 0x00		0.5	0.7	V
V _{Max DAC} Mode 00	Max Output Voltage of DAC	Register Value = 0xFF, DCF[1:0] = 00b		4.2		V
V _{Max DAC} Mode 01	Max Output Voltage of DAC in DCF Mode 01	Register Value = 0xFF, DCF[1:0] = 01b		2.35		V
ΔV _{Max DAC} (Temp)	DAC Output Voltage Variation with Temperature	0 < T < 70°C ambient		±0.5		mV/°C
$\Delta V_{Max DAC} (V_{CC})$	V_Max DAC (V_CC)DAC Output Voltage Variation with V_CCV_CC varied from 4.75V to 5.25V, D register set to mid-range (0x7F)			50		mV
Linearity	Linearity of DAC over its Range			5		%
Monotonicity	Monotonicity of the DAC Excluding Dead Zones			±0.5		LSB
I _{MAX}	Max Load Current				1.0	mA

System Interface Signal Characteristics Unless otherwise noted: $T_A = 25^{\circ}C$, $V_{CC} = +5.0V$, $V_{IN} = 0.7V$, $V_{ABL} = V_{CC}$, $C_L = 8 \text{ pF}$, Video Outputs = 2.0 V_{P-P} . See (Note 7) for Min and Max parameters and (Note 6) for Typicals. DAC parameters apply to all 4 DACs.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{VTH+}	VFLYBACK Positive Switching Guarantee	Vertical Blanking triggered	2.0			V
V _{SPOT}	Spot Killer Voltage	Table 14, V _{CC} Adjusted to Activate	3.4	3.9	4.3	V
V _{Ref}	V _{Ref} Output Voltage (pin 2)		1.25	1.45	1.65	V
V _{IL} (SCL, SDA)	Logic Low Input Voltage		-0.5		1.5	V
V _{IH} (SCL, SDA)	Logic High Input Voltage		3.5		V _{CC} + 0.5	V
I _L (SCL, SDA)	Logic Low Input Current	SDA or SCL, Input Voltage = 0.4V		±10		μA
I _H (SCL, SDA)	Logic High Input Voltage	SDA or SCL, Input Voltage = 4.5V		±10		μA
V _{OL} (SCL, SDA)	Logic Low Output Voltage	I _O = 3 mA		0.5		V
f _H Min	Minimum Horizontal Frequency	PLL & OSD Functioning; PPL = 0		25		kHz
f _H Max	Maximum Horizontal Frequency	PLL & OSD Functioning; PPL = 4		110		kHz
I _{HFB IN} Max	Horizontal Flyback Input	Current Absolute Maximum during Flyback			5	mA
I _{IN}	Peak Current during Flyback	Design Value		4		mA
I _{HFB OUT} Max	Horizontal Flyback Input Current	Absolute Maximum during Scan	-700			μA
I _{OUT}	Peak Current during Scan	Not exact - Duty Cycle Dependent		-550		μA
IIN THRESHOLD	IIN H-Blank Detection Threshold			0		μA
t _{H-BLANK} ON	H-Blank Time Delay - On	+ Zero crossing of I_{HFB} to 50% of output blanking start. $I_{24} = +1.5$ mA		45		ns
$t_{H-BLANK OFF}$	H-Blank Time Delay - Off	- Zero crossing of I_{HFB} to 50% of output blanking end. $I_{24} = -100\mu A$		85		ns
V _{BLANK} Max	Maximum Video Blanking Level	Test Setting 4, AC input signal	0		0.25	V
f _{FREERUN}	Free Run H Frequency, Including H Blank			42		kHz
t _{PW CLAMP}	Minimum Clamp Pulse Width	See (Note 15)	200			ns
V _{CLAMP MAX}	Maximum Low Level Clamp Pulse Voltage	Video Clamp Functioning			2.0	V
V _{CLAMP MIN}	Minimum High Level Clamp Pulse Voltage	Video Clamp Functioning	3.0			V
I _{CLAMP} Low	Clamp Gate Low Input Current	V ₂₃ = 2V	1	-0.4		μA

System Interface Signal Characteristics (Continued)

Unless otherwise noted: $T_A = 25^{\circ}C$, $V_{CC} = +5.0V$, $V_{IN} = 0.7V$, $V_{ABL} = V_{CC}$, $C_L = 8 \text{ pF}$, Video Outputs = 2.0 $V_{P.P}$. See (Note 7) for Min and Max parameters and (Note 6) for Typicals. DAC parameters apply to all 4 DACs.

.DataSh Symbol om	Parameter	Parameter Conditions				Units
I _{CLAMP} High	Clamp Gate High Input Current	$V_{23} = 3V$		0.4		μA
t _{CLAMP-VIDEO}	Time from End of Clamp Pulse to Start of Video	Referenced to Blue, Red and Green inputs	50			ns

Note 1: Limits of Absolute Maximum Ratings indicate below which damage to the device must not occur.

Note 2: Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits.

Note 3: All voltages are measured with respect to GND, unless otherwise specified.

Note 4: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 5: Input from signal generator: t_r , $t_f < 1$ ns.

Note 6: Typical specifications are specified at +25°C and represent the most likely parametric norm.

Note 7: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may change when the device is not operated under the listed test conditions.

Note 8: The supply current specified is the quiescent current for V_{CC} and 5V Dig with $R_L = \infty$. Load resistors are not required and are not used in the test circuit, therefore all the supply current is used by the pre-amp.

Note 9: Linearity Error is the maximum variation in step height of a 16 step staircase input signal waveform with a 0.7 V_{P-P} level at the input. All 16 steps equal, with each at least 100 ns in duration.

Note 10: $dt/dV_{CC} = 200^{*}(t_{5.5V}-t_{4.5V})/((t_{5.5V}+t_{4.5V}))$ %/V, where: $t_{5.5V}$ is the rise or fall time at $V_{CC} = 5.5V$, and $t_{4.5V}$ is the rise or fall time at $V_{CC} = 4.5V$.

Note 11: ΔA_V track is a measure of the ability of any two amplifiers to track each other and quantifies the matching of the three gain stages. It is the difference in gain change between any two amplifiers with the contrast set to $A_VC-50\%$ and measured relative to the A_V max condition. For example, at A_V max the three amplifiers' gains might be 12.1 dB, 11.9 dB, and 11.8 dB and change to 2.2 dB, 1.9 dB and 1.7 dB respectively for contrast set to $A_VC-50\%$. This yields a typical gain change of 10.0 dB with a tracking change of ±0.2 dB.

Note 12: The ABL input provides smooth decrease in gain over the operational range of 0 dB to -5 dB: $\Delta A_{ABL} = A(V_{ABL} = V_{ABL MAX GAIN}) - A (V_{ABL} = V_{ABL MIN GAIN})$. Beyond -5 dB the gain characteristics, linearity and pulse response may depart from normal values.

Note 13: Machine Model ESD test is covered by specification EIAJ IC-121-1981. A 200 pF cap is charged to the specific voltage, then discharged directly into the IC with no external series resistor (resistance of discharge path must be under 50 Ω).

Note 14: Measure output levels of the other two undriven amplifiers relative to the driven amplifier to determine channel separation. Terminate the undriven amplifier inputs to simulate generator loading. Repeat test at f_{IN} = 10 MHz for V_{SEP} 10 MHz.

Note 15: A minimum pulse width of 200 ns is the guaranteed minimum for a horizontal line of 15 kHz. This limit is guaranteed by design. If a lower line rate is used then a longer clamp pulse may be required.

Note 16: Adjust input frequency from 10 MHz (A_V max reference level) to the -3 dB corner frequency (f_{-3 dB}).

Note 17: Once the spot killer has been activated, the LM1236 remains in the off state until V_{CC} is cycled (reduced below 0.5V and then restored to 5V).

Hexadecimal and Binary Notation

Hexadecimal numbers appear frequently throughout this document, representing slave and register addresses, and register values. These appear in the format "0x...". For example, the slave address for writing the registers of the LM1236 is hexadecimal BA, written as 0xBA. On the other hand, binary values, where the individual bit values are shown, are indicated by a trailing "b". For example, 0xBA is equal to 10111010b. A subset of bits within a register is referred to by the bit numbers in brackets following the

register value. For example, the OSD contrast bits are the fourth and fifth bits of register 0x8438. Since the first bit is bit 0, the OSD contrast register is 0x8438[4:3].

Register Test Settings

Table 1 shows the definitions of the Test Settings 1–8 referred to in the specifications sections. Each test setting is a combination of five hexadecimal register values, Contrast, Gain (Blue, Red, Green) and DC offset.

Control		Test Settings							
Control	Control No. of Bits	1	2	3	4	5	6	7	8
Contrast	7	0x7F	0x00	0x7F	0x7F	0x40	0x7F	0x7F	0x7F
		(Max)	Min	(Max)	(Max)	(50.4%)	(Max)	(Max)	(Max)
B, R, G	7	0x7F	0x7F	0x7F	Set V _O to	0x7F	0x40	0x00	0x7F
Gain		(Max)	(Max)	(Max)	2 V _{P-P}	(Max)	(50.4%)	(Min)	(Max)
DC Offset	3	0x00	0x05	0x07	0x05	0x05	0x05	0x05	0x05
		(Min)		(Max)					

TABLE 1. Test Settings

Compatibility with LM1237 and LM1247

The Compatibility of the LM1236 to the LM1237 and LM1253A is the same as that of the LM1247. Please refer to the LM1247 datasheet for details.

In order to maintain register compatibility with the LM1253A and LM1237 preamplifier datasheet assignments for bias

and brightness, the color assignments are recommended as shown in *Table 2*. If datasheet compatibility is not required, then the DAC assignments can be arbitrary.

Compatibility with LM1237 and LM1247 (Continued)

TABLE 2. LM1253A/LM1237 Compatibility

VV VV VV.				


	DAC Bias Outputs								
LM1236 Pin:	DAC 1	DAC 2	DAC 3	DAC 4					
Assignment:	Blue	Green	Red	Brightness					

OSD vs Video Intensity

The OSD amplitude has been increased over the LM1237 level. During monitor alignment, the three gain registers are used to achieve the desired front of screen color balance. This also causes the OSD channels to be adjusted accordingly, since these are inserted into the video channels prior to the gain attenuators. This provides the means to fine tune the intensity of the OSD relative to the video as follows. If a typical starting point for the alignment is to have the gains at maximum (0x7F) and the contrast at 0x55, the resultant OSD intensity will be higher than if the starting point is with the gains at 0x55 and the contrast at maximum (0x7F). This tradeoff allows fine tuning the final OSD intensity relative to the video. In addition, the OSD contrast register, 0x8438 [4:3], provides 4 major increments of intensity. Together, these allow setting the OSD intensity to the most pleasing level.

ESD Protection

The LM1236 features a 3.0 kV ESD protection level (see (Notes 4, 13)). This is provided by special internal circuitry which activates when the voltage at any pin goes beyond the supply rails by a preset amount. At that time, the protection is applied to all the pins, including SDA and SCL.



Typical Performance Characteristics V_{CC} = 5V, T_A = 25°C unless otherwise specified (Continued)

www.DataSheet4U.com




FIGURE 8. ABL Gain Reduction Curve

SYSTEM INTERFACE SIGNALS

The Horizontal and Vertical Blanking and the Clamping input signals are important for proper functionality of the LM1236. Both blanking inputs must be present for OSD synchronization. In addition, the Horizontal blanking input also assists in setting the proper cathode black level, along with the Clamping pulse. The Vertical blanking input initiates a blanking level at the LM1236 outputs which is programmable from 3 to 127 lines (we recommend at least 10). The start position of the internal Horizontal blanking pulse is programmable from 0 to 64 pixels ahead of the start position of the Horizontal flyback input. Both horizontal and vertical blanking can be individually disabled, if desired.

Figure 2 and *Figure 3* show the case where the Horizontal and Vertical inputs are logic levels. *Figure 2* shows the smaller pin 24 voltage superimposed on the horizontal blanking pulse input to the neck board with $R_H = 4.7k$ and $C_{17} = 0.1 \,\mu$ F. Note where the voltage at pin 24 is clamped to about 1V when the pin is sinking current. *Figure 3* shows the smaller pin 1 voltage superimposed on the vertical blanking input to the neck board with C_4 jumpered and $R_V = 4.7k$. These component values correspond to the application circuit of *Figure 9*.

Figures 4, 5 show the case where the horizontal and vertical inputs are from deflection. *Figure 4* shows the pin 24 voltage which is derived from a horizontal flyback pulse of 35V peak to peak with $R_H = 8.2K$ and C_{17} jumpered. *Figure 5* shows the pin 1 voltage which is derived from a vertical flyback pulse of 55V peak to peak with $C_4 = 1500 \text{ pF}$ and $R_V = 120k$. *Figure 6* shows the pin 23 clamp input voltage superimposed on the neck board clamp logic input pulse. $R_{31} = 1k$ and should be chosen to limit the pin 23 voltage to about 2.5V peak to peak. This corresponds to the application circuit given in *Figure 9*.

CATHODE RESPONSE

Figure 7 shows the response at the red cathode for the application circuit in *Figures 9, 10*. The input video risetime is 1.5 ns. The resulting leading edge has a 7.1 ns risetime and a 7.6% overshoot, while the trailing edge has a 7.1 ns risetime and a 6.9% overshoot with an LM2467 driver.

ABL GAIN REDUCTION

The ABL function reduces the contrast level of the LM1236 as the voltage on pin 22 is lowered from V_{CC} to around 2V. *Figure 8* shows the amount of gain reduction as the voltage is lowered from V_{CC} (5.0V) to 2V. The gain reduction is small until V₂₂ reaches the knee around 3.7V, where the slope increases. Many system designs will require about 3 dB to 5 dB of gain reduction in full beam limiting. Additional attenuation is possible, and can be used in special circumstances. However, in this case, video performance such as video linearity and tracking between channels will tend to depart from normal specifications.

OSD PHASE LOCKED LOOP

The PLL in the LM1236 has a maximum pixels per line setting significantly higher than that of the LM1247. The range for the LM1236 is from 704 to 1152 pixels per line, in increments of 64. The maximum OSD pixel frequency available is 111 MHz. For example, if the horizontal scan rate is 106kHz, 1024 pixels per line would be acceptable to use, since the OSD pixel frequency is:

Horizontal Scan Rate X PPL = 106kHz X 1024 = 108.5 MHz

Typical Performance Characteristics V_{CC} = 5V, T_A = 25°C unless otherwise specified (Continued)

TABLE 3. OSD Register Recommendations

www.	Data	Sheet4U.com	PPL=0	PPL=1	PPL=2	PPL=3	PPL=4	PPL=5	PPL=6	PPL=7
		PLL Auto	25 - 110	25 - 110	25 - 110	25 - 110	25 - 110	25 - 108	25 - 102	25 - 96

If 1152 pixels per line is being used, the horizontal scan rate would have to be lower than 106 kHz in order to not exceed the maximum OSD pixel frequency of 111 MHz. The maximum number of vertical video lines that may be used is 1536 lines as in a 2048x1536 display. The LM1236 has a PLL Auto feature, which will automatically select an internal PLL frequency range setting that will guarantee optimal OSD locking for any horizontal scan rate. This offers improved PLL performance and eliminates the need for PLL register settings determined by the user. To initialize the PLL Auto feature, set bits, 0x843E[1:0] to 0 for pre-calibration, which takes one vertical scan period to complete, and must be done while the video is blanked. Subsequently, set 0x843E[6] to 1, which must also be done while the video is blanked. Table 3 shows the recommended horizontal scan rate ranges (in kHz) for each pixels per line register setting, 0x8401[7:5]. These ranges are recommended for chip ambient temperatures of 0°C to 70°C, and the recommended PLL filter values are 6.2kohms, 0.01uF, and 1000pF as shown in the schematic. While the OSD PLL will lock for other register combinations and at scan rates outside these

ranges, the performance of the loop will be improved if these recommendations are followed.

PLL Auto Mode Initialization Sequence

- Blank video
- In PLL manual mode, set PLL range (0x843E[1:0]) to 0
- Wait for at least one vertical period or vertical sync pulse to pass
- Set 0x843E[6] to 1 to activate the Auto mode
- Wait for at least one vertical period or vertical sync pulse to pass
- Unblank video

This Sequence must be done by the microcontroller at system power up, as well as each time there is a horizontal line rate change from the video source, for the PLL Auto mode to function properly.

Pin Descriptions and Application Information


Pin No.	Pin Name	Schematic	Description
1	V Flyback	V Flyback C_4 R_V C_{24} C_{24	Required for OSD synchronization and is also used for vertical blanking of the video outputs. The actual switching threshold is about 35% of V_{CC} . For logic level inputs C_4 can be a jumper, but for flyback inputs, an AC coupled differentiator is recommended, where R_V is large enough to prevent the voltage at pin 1 from exceeding V_{CC} or going below GND. C_4 should be small enough to flatten the vertical rate ramp at pin 1. C_{24} may be needed to reduce noise.
2	V _{REF} Bypass	V_{REF} Bypass 0.1µF * ESD Protection to pin 3	Provides filtering for the internal voltage which sets the internal bias current in conjunction with R_{EXT} . A minimum of 0.1 μ F is recommended for proper filtering. This capacitor should be placed as close to pin 2 and the pin 4 ground return as possible.


in o.	Pin Name	Schematic	Description
3	w.DataSheet4U.com. V _{REF}	$V_{\text{REF}} = \begin{bmatrix} 3 & & & \\ & & & & \\ & & & \\ & & & &$	External resistor, 10k 1%, sets the internal bias current level for optimum performance of the LM1247. This resistor should be placed as close to pin 3 and the pin 4 ground return as possible.
4	Analog Input Ground	GND (Analog)	This is the ground for the input analog portions of the LM1247 internal circuitry.
5 6 7	Blue Video In Red Video In Green Video In	V _{IN} 33 T T T T T T T T T T T T T	These video inputs must be AC coupled with a .0047 μ F cap. Internal DC restoration is done at these inputs. A series resistor of about 33 Ω and external ESD protection diodes should also be used for protection from ESD damage.
8 10	Digital Ground Digital V _{CC}	$V_{cc} \text{Ferrite Bead} \qquad \qquad 10 \qquad$	The ground pin should be connected to the rest of the circuit ground by a short but independent PCB trace to prevent contamination by extraneous signals. The V_{CC} pin should be isolated from the rest of the V_{CC} line by a ferrite bead and bypassed to pin 8 with an electrolytic capacitor and a high frequency ceramic.
9	PLL Filter	0.01 µF	Recommended topology and values are shown to the left. It is recommended that both filter branches be bypassed to the independent ground as close to pin 8 as possible. Great care should be taken to prevent external signals from coupling into this filter from video, I ² C, etc.
11	SDA	2.2K Data In SDA TO Data Out	The I ² C compatible data line. A pull-up resistor of about 2 k Ω should be connected between this pin and V _{CC} . A resistor of at least 100 Ω should be connected in series with the data line for additional ESD protection.
		* ESD Protection	

LM1236 Pin Descriptions and Application Information (Continued) Pin Pin Name Schematic Description No. ϘV_{cc} SCL The I²C compatible clock line. A pull-up resistor 12 of about 2 k Ω should be connected between this 2.2K pin and V_{CC} . A resistor of at least 100 Ω should be connected in series with the clock line for 100 additional ESD protection. 12 SCL * ESD Protection 13 DAC 4 Output DAC outputs for cathode cut-off adjustments and v_{cc} 14 DAC 2 Output brightness control. DAC 4 can be set to change 15 DAC 3 Output the outputs of the other three DACs, acting as a DAC 16 DAC 1 Output 13 brightness control. The DAC values and the 100 100 Outputs 14 special DAC 4 function are set through the I²C 15 compatible bus. A resistor of at least 100Ω 16 should be connected in series with these outputs for additional ESD protection. * ESD Protection 17 Ground Ground pin for the output analog portion of the 18 18 LM1247 circuitry, and power supply pin for all V_{CC} - 47μF < 0.1μF the analog of the LM1247. Note the recommended charge storage and high 17 ╧ frequency capacitors which should be as close to pins 17 and 18 as possible. 19 Green Output These are the three video output pins. They are V_{cc} 20 Red Output intended to drive the LM246x family of cathode 21 Blue Output drivers. Nominally, about 2V peak to peak will produce 40V peak to peak of cathode drive. Video Outputs 19 20 21 * ESD Protection 22 ABL The Automatic Beam Limiter input is biased to V_{cc} V_{BB} the desired beam current limit by R_{ABI} and V_{BB} D_{INT} R_{ABL} and normally keeps D_{INT} forward biased. When the current resupplying the CRT capacitance HVT -22 (averaged by $C_{\text{ABL}})$ exceeds this limit, then D_{INT} begins to turn off and the voltage at pin 22 begins to drop. The LM1247 then lowers the gain of the three video channels until the beam current reaches an equilibrium value. * ESD Protection

Pin Descriptions and Application Information (Continued)

Pin No _{wy}	Pin Name w.DataSheet4U.com	Schematic	Description
23	CLAMP	Clamp Pulse R_{31} C_{25}	This pin accepts either TTL or CMOS logic levels. The internal switching threshold is approximately one-half of V_{CC} . An external series resistor, R_{31} , of about 1K is recommended to avoid overdriving the input devices. In any event, R_{EXT} must be large enough to prevent the voltage at pin 23 from going higher than V_{CC} or below GND.
	H Flyback		Proper operation requires current reversal. R _H
24	H Flyback	H Flyback V_{cc} $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$	should be large enough to limit the peak current at pin 24 to about +4 ma during blanking, and -500 μ A during scan. C ₁₇ is usually needed for logic level inputs and should be large enough to make the time constant, R _H C ₁₇ significantly larger than the horizontal period. R ₃₄ and C ₈ are typically 300Ω and 330 pF when the flyback waveform has ringing and needs filtering. C ₁₈ may be needed to filter extraneous noise and can be up to 100 pF.








FIGURE 11. LM123x/LM124x-LM246x Demo Board Layout

Programmable Horizontal Blank

The leading edge position of the internal horizontal blank can be programmed with respect to the horizontal flyback zero crossing leading edge in steps of 4 OSD pixels up to a maximum of 16 steps as shown below in *Figure 12*. This start position of the horizontal blanking pulse is only programmable to occur before the horizontal flyback zero crossing edge, and cannot be programmed in the opposite direction. The trailing edge of the horizontal blanking pulse is independent of the programmable leading edge, and its relativity to the Horizontal flyback trailing edge remains unchanged. To use this feature, Horizontal Blanking (0x843A[0] which is enabled by default) and Programmable Horizontal Blanking (0x843A[2]) must be enabled. The number of steps is programmed with the bits in 0x843A[6:3]. When this feature is disabled, please refer to the H-Blank Time Delay - On specification (+ Zero Crossing of I_{HFB} to 50% of output blanking end) listed under the System Interface Signal Characteristic section.




FIGURE 12. Programmable Internal H. Blank

OSD Generator Operation




FIGURE 13. OSD Generator Block Diagram

PAGE OPERATION

Figure 13 shows the block diagram of the OSD generator. OSD screens are created using any of the 256 predefined characters stored in the mask programmed ROM. Each character has a unique 8-bit code that is used as its address. Consecutive rows of characters make up the displayed window. These characters can be stored in the page RAM, written under I²C compatible commands by the monitor microcontroller. Each row can contain any number of characters up to the limit of the displayable line length, although some restrictions concerning the enhanced features apply on character rows longer than 32 characters. The number of characters across thw width and height of the page can be varied under I²C compatible control, but the total number of characters that can be stored and displayed on the screen is limited to 512 including anmy character row end characters. The horizontal and vertical start position can also be programmed through the I²C compatible bus.

END-OF-LINE AND END-OF-SCREEN CODES

There are two special character addresses used in the page RAM, 0x00 (End-Of-Screen) and 0x01 (End-Of-Line). The first must be used to terminate a window and the second to terminate a line. Thus, only 254 ROM characters are displayable.

BLANK CHARACTER REQUIREMENT

Five of the 256 Character ROM should be reserved as blank. ROM Addresses 0 and 1 are for the use of the End-Of-Screen and End-Of-Line characters as mentioned above. ROM addresses 32, 64 ,and 255 must be reserved for test engineering purposes. All other ROM addresses are usable, and any that are unused must be filled with at least a duplicate character. Any other addresses except for those listed above should not be left blank.

DISPLAYING AN OSD IMAGE

Consecutive lines of characters make up the displayed window. These characters are stored in the page RAM through the I²C compatible bus. Each line can contain any number of characters up to the limit of the displayable line length (dependent on the pixels per line register), although some restrictions concerning the enhanced features apply on character lines longer than 32 characters. The number of characters across the width and height of the page can be varied under I²C compatible control, but the total number of characters that can be stored and displayed on the screen is limited to 254 including any End-of-Line and End-of-Screen characters. The horizontal and vertical start position can also be programmed through the I²C compatible bus.

WINDOWS

Two separate windows can be opened, utilizing the data stored in the page RAM. Each window has its own horizontal and vertical start position, although the second window should be horizontally spaced at least two character spaces away from the first window, and should never overlap the first window when both windows are on. The OSD window must be placed within the active video.

OSD VIDEO DAC

The OSD DAC is controlled by the 9-bit (3x3 bits) OSD video information coming from the pixel serializer look-up table. The look-up table in the OSD palette is programmed to select 4 color levels out of 8 linearly spaced levels per channel. The OSD DAC is shown in Figure 14, where the gain is programmable by the 2-bit OSD contrast register, in 4 stages to give the required OSD signal. The OSD DACs use the reference voltage, V_{REF} , to bias the OSD outputs.

OSD Generator Operation (Continued)

the control registers. This is also where horizontal and vertical blanking are also inserted at their appropriate intervals.

OSD VIDEO TIMING

The OSD analog signal then goes to the switch, shown in Figure 14 and Figure 1 where the timing control switches from input video to OSD and back again as determined by




FIGURE 14. Block Diagram of OSD DACs

CHARACTER CELL

Each character is defined as a 12 column by 18 row matrix of picture elements, or "pixels". The character font is shown in Figure 15 through Figure 22. There are two types of characters defined in the character ROM:

- 1. Two-color: There are a total of 190 two-color characters. Each pixel of these characters is defined by a single bit value. If the bit value is 0, then the color is defined as "Color 0" or the "background" color. If the bit value is 1, then the color is defined as "Color 1", or the "foreground" color. An example of a character is shown in Figure 15. The grid lines are shown for clarity to delineate individual pixels and are not part of the actual displayed character.
- Four-color: There are a total of 64 four-color characters 2. stored in the character ROM. Each pixel of the four-color character is defined by two bits of information, and thus can define four different colors, Color 0, Color 1, Color 2 and Color 3. Color 0 is defined as the "background" color. All other colors are considered "foreground" colors, although for most purposes, any of the four colors

may be used in any way. Because each four-color character has two bits, the LM1246 internally has a matrix of two planes of ROM as shown in Figure 16. In that figure, dark pixels indicate a logic "1" and light pixels which indicate a logic "0". The left side shows plane 0 which is the least significant bit and the middle figure shows plane 1 which is the most significant bit. The right side composite character formed when each pixel is represented by its two bits formed from the two planes. The color palette used in this example is "00" for white, "01" for black, "10" for blue and "11" for red.

By appropriately selecting the color attributes, it is pos-З. sible to have two 2-color characters in one four color ROM location. If the required number of four color characters is less than 128, the remaining characters can be used to increase the number of two color characters from 384 to 384 + 2*N, where N is the number of unused four color characters. This is explained in the next section.





FIGURE 15. Two-Color Character









FOUR COLOR FONT AS TWO 2-COLOR

Using a 4 color character as two 2 color characters is achieved by careful assignment of the four colors. When two 2 color characters are combined, there will be four pixel colors:


- Color 0: Those that are background pixels for both characters,
- Color 1: Those that are foreground pixels in character one and background pixels in character two,
- Color 2: Those that are foreground pixels in character two and background pixels in character one,
- Color 3: Those that are foreground pixels for both characters.

In order to identify which pixels are which, both characters should be drawn in one character cell using the same background color, and different background colors. In Figure 17, both "A" and a "B" are drawn separately, then superimposed, with the final 4 color character on the right. Comparing it to the list of colors, it is seen that white is color 0, black is color 1, blue is color 2 and red is color 3. (These particular four colors were chosen for clarity).

Figure 18 shows the composite four color character in the center and the palette choices on the left and the right which result in the display of the two original characters.

To display character 1, which has a foreground color 1, character 2 must be hidden by setting its foreground color (color 2) to equal the background. Color 3 (common pixels) must be set to the desired foreground (color 1). In this case, color 0 and color 2 are black and color 1 and color 3 are white.

To display character 2, set color 1 = color 0 (to hide character 1) and color 3 = color 2. Other than this, there is no restriction on the choice of the actual colors used.



OSD Generator Operation (Continued)




FIGURE 18. Displaying Each Character Individually

ATTRIBUTE TABLES

Each character has an attribute value assigned to it in the page RAM. The attribute value is 4 bits wide, making each character entry in the page RAM 13 bits wide in total. The attribute value acts as an address, which points to one of 16 entries in either the two-color attribute table RAM or the four-color attribute table RAM. The attribute word in the table contains the coding information which defines which color is represented by color 0 and color 1 in the two color attribute table and color 0, color 1, color 2, color 3 in the four-color attribute table. Each color is defined by a 9-bit value, with 3 bits assigned to each channel of RGB. A dynamic look-up table defines each of the 16 different color 'palettes'. As the look-up table can be dynamically coded by the microcontroller over the I²C compatible interface, each color can be assigned to any one of 29 (i.e. 254) choices. This allows a maximum of 64 different colors to be used within one page using the 4-color characters, with up to 4 different colors within any one character and 32 different colors using the 2-color characters, with 2 different colors within any one character.

TRANSPARENT DISABLE

In addition to the 9 lines of video data, a tenth data line is generated by the transparent disable bit. When this line is activated, the black color code will be translated as 'transparent' or invisible. This allows the video information from the PC system to be visible on the screen when this is present. Note that this feature is enabled on any black color in any of the first 8 attribute table entries.

HALF TONE TRANSPARENCY

In addition to the transparent disable bit, there is a half tone disable bit. When the transparency is already in effect and the half tone feature is activated, the contrast of the PC video that is visible in the "transparent area" is reduced to 50%, providing a semi-transparent effect. Just as in the conventional transparency mode, half tone transparency is effective on backgrounds or foregrounds with black color codes from only the first 8 attribute table entries. This feature is controlled by bit 7 of the frame control register, 0x8400, and is only available when the transparency mode is already enabled.

OSD Generator Operation (Continued)

OSD WINDOW FADE IN/ FADE OUT

The OSD window can be opened and closed with a fade in/fade out effect. The interval for fading in and fading out the OSD window in the horizontal and vertical direction is variable and can be set by the microcontroller. This allows the OSD window to be opened or closed in the vertical directions, horizontal direction, or from the upper left to lower right corner. Assuming the desired time to typically complete a full fade in or fade out is 0.5 seconds, and if the vertical scan frequency is for example, 60 Hz, the number of steps is:

$$\frac{\text{fade in/fade out time}}{\text{V. scan time}} = \frac{500 \text{ ms}}{16.67 \text{ ms}} = 30 \text{ steps}$$

With a typical OSD window that is 300 pixels wide and 180 video lines long, the horizontal and vertical intervals would be:

Horizontal Interval =
$$\frac{300 \text{ pixels}}{30 \text{ steps}}$$
 = 10

Vertical Interval =
$$\frac{180 \text{ lines}}{30 \text{ steps}} = 6$$


For a smooth fade in or fade out animation from the upper left corner to the lower right corner, the horizontal to vertical interval ratio must be matched to the aspect ratio of the OSD window. In the example above, the 300 pixel wide by 180 lines long OSD window has an aspect ratio of 5:3. Thus, the horizontal to vertical interval ratio should be set to 5/3 or 10/6. With an OSD window aspect ratio of 3:2, the H/V intervals can be set to 3/2, 6/4, 9/6, 12/8, or 15/10 for optimal operation. If the calculated aspect ratio of an OSD window is a non-integer ratio, the H/V interval ratio should meet or exceed the aspect ratio. For example, if the OSD aspect ratio is 3.7:2 (or 1.85:1), the H/V intervals should be set to 2/1, 4/2, 6/3, 8/4, 10/5, or 12/6. The fade in/out speed increases as H/V interval settings are increased. The OSD window can also be faded in or out in only one direction if desired, by setting the horizontal interval to 0 for fading in/out strictly in the vertical direction or setting the vertical interval to 0 for fading in/out in the horizontal direction. In interlaced video formats, it is not recommended to fade in and fade out the OSD in the vertical direction, and should be only faded in the horizontal direction. The fade in/out function can be enabled/disabled with bit 5 of the frame control register,

0x8400, and the horizontal & vertical intervals are controlled by setting register 0x8429. The OSD window fade in/out feature can only be used with OSD window 1.

ENHANCED FEATURES

In addition to the wide selection of colors for each character, additional character features can be selected on a character by character basis. There are 3 Enhanced Feature Registers, EF0, EF1 and EF2.

- 1. Button Boxes-The OSD generator examines the character string being displayed and if the "button box" attributes have been set in the Enhanced feature byte, then a box creator selectively substitutes the character pixels in either or both the top and left most pixel line or column with a button box pixel. The shade of the button box pixel depends upon whether a "depressed" or "raised" box is required, and can be programmed through the I²C compatible interface. The raised pixel color ("highlight") is defined by the value in the color palette register, EF1 (0x8405-0x8406), which is normally set to white. The depressed pixel ("lowlight") color by the value in the color palette register, EF2 (0x8407-0x8408), which is normally set to gray. See Figure 19 for detail and Figure 20 for the on-screen effect.
- Heavy Button Boxes—When heavy button boxes are selected, the color palette value stored in register EF3 (0x8409 - 0x840A) is used for the depressed ("lowlight") pixel color instead of the value in register EF2.
- 3. Shadowing Shadowing can be added to two-color characters by choosing the appropriate attribute value for the character. When a character is shadowed, a shadow pixel is added to the lower right edges of the color 1 image, as shown in *Figure 21*. The color of the shadow is determined by the value in the color palette register EF3, which is normally set to black.
- 4. Bordering—A border can be added to the two-color characters. When a character is bordered, a border pixel is added at every horizontal, vertical or diagonal transition between color 0 and color 1. See *Figure 22*. The color of the border is determined by the value in the color palette register EF3 (normally black).
- Blinking If blinking is enabled as an attribute, all colors within the character except the button box pixels which have been overwritten will alternately switch to color 0 and then back to the correct color at a rate determined by the microcontroller through the I²C compatible interface.



OSD Generator Operation (Continued)

www.DataSheet4U.com




FIGURE 22. Bordering

Microcontroller Interface


The microcontroller interfaces to the LM1236 preamp using the I²C compatible interface. The protocol of the interface begins with a Start Pulse followed by a byte comprised of a 7-bit Slave Device Address and a Read/Write bit. Since the first byte is composed of both the address and the read/write bit, the address of the LM1236 for writing is 0xBA (10111010b) and the address for reading is 0xBB (10111011b). The development software provided by National Semiconductor will automatically take care of the difference between the read and write addresses if the target address under the communications tab is set to 0xBA. *Figures 23, 24* show a write and read sequence on the I²C compatible interface.

WRITE SEQUENCE

The write sequence begins with a start condition, which consists of the master pulling SDA low while SCL is held high. The Slave Device Write Address, 0xBA, is sent next. Each byte that is sent is followed by an acknowledge bit. When SCL is high, the master will release the SDA line. The slave must pull SDA low to acknowledge. The register to be written to is next sent in two bytes, the least significant byte being sent first. The master can then send the data, which consists of one or more bytes. Each data byte is followed by an acknowledge bit. If more than one data byte is sent, the data will increment to the next address location. See *Figure 23*.

READ SEQUENCE

Read sequences are comprised of two I2C compatible transfer sequences: The first is a write sequence that only transfers the two byte address to be accessed. The second is a read sequence that starts at the address transferred in the previous address only write access and increments to the next address upon every data byte read. This is shown in Figure 24. The write sequence consists of the Start Pulse, the Slave Device Write Address (0xBA), and the Acknowledge bit; the next byte is the least significant byte of the address to be accessed, followed by its Acknowledge bit. This is then followed by a byte containing the most significant address byte, followed by its Acknowledge bit. Then a Stop bit indicates the end of the address only write access. Next the read data access will be performed beginning with the Start Pulse, the Slave Device Read Address (0xBB), and the Acknowledge bit. The next 8 bits will be the read data driven out by the LM1236 preamp associated with the address indicated by the two address bytes. Subsequent read data bytes will correspond to the next increment address locations. Data should only be read from the LM1236 when both OSD windows and the Fade In/ Fade Out are disabled.



LM1236 Address Map (Continued)

TABLE 4. Character ROM Addressing

aSheel Address Range	R/W	Description
0x0000-0x2FFF	R	ROM Character Fonts, 190 two-color Character Fonts that are
		read-only. The format of the address is as follows: A15-A14: Always
		zero. A13-A16: Character value (0x00-0xBF are valid values)
		A5-A1: Row of the character (0x00-0x011 are valid values) A0: Low
		byte of line when a zero. High byte of line when a one. The low
		byte will contain the first eight pixels of the line with data Bit 0
		corresponding to the left most bit in the Character font line. The
		high byte will contain the last four pixels and data. Bits 7-4 are
		"don't cares". Data Bit 3 of the high byte corresponds to the right
		most pixel in the Character Font line.
0x3000-0x3FFF	R	ROM Character Fonts, 64 four-color Character Fonts that are
		read-only. The format of the address is as follows: A15-A14: Always
		zero. A13-A16: Character value (0xC0-0xFF are valid values)
		A5-A1: Row of the character (0x00-0x011 are valid values) A0: Low
		byte of line when a zero. High byte of line when a one. The low
		byte will contain the first eight pixels of the line with data Bit 0
		corresponding to the left most bit in the Character font line. The
		high byte will contain the last four pixels and data. Bits 7-4 are
		"don't cares". Data Bit 3 of the high byte corresponds to the right
		most pixel in the Character Font line.
0x4000-0x7FFF	-	Reserved

DISPLAY PAGE RAM

This address range (0x8000–0x81FF) contains the 512 characters, which comprise the displayable OSD screens. There must be at least one End-Of-Screen code (0x00) in this range to prevent unpredictable behavior. **NOTE:** To avoid any unpredictable behavior, this range should be cleared by writing a 0 to bit 3 of the FRMCTRL1 Register, 0x8400, immediately after power up. There may also be one or more pairs of End-Of-Line and Skip Line codes. The codes and characters are written as 8-bit bytes, but are stored with their attributes in groups of 13 bits. When writing, one byte describes a displayed character (CC), Attribute Code (AC), End-Of-Screen (EOS), End-Of-Line (EOL) or Skip Line (SL) code.

When reading characters from RAM, bit 1 of the Character Font Access Register (0x8402) determines whether the lower 8 bits or upper 4 bits of the Page RAM are returned. *Table 5* gives the lower byte read, which is the first 8 character code bits when bit 1 of the Character Font Access Register is a 0. *Table 6* gives the upper byte read, which is 4 attribute code bits when this bit is set to a 1.

	-	-				
TABLE 5.	Page	RAM	Lower	Byte	Read	Data

Address Range	D7	D6	D5	D4	D3	D2	D1	D0
0x8000-0x81FF	CHAR_CODE[7:0]							

TABLE 6. Page RAM Upper Byte Read Data										
Address	D7	D6	D5	D4	D3	D2	D1	D0		
0x8000-0x81FF	Х	Х	Х	Х	ATTR_CODE[3:0]					

RAM Data Format

Each of the 512 locations in the page RAM is comprised of a 12-bit code consisting of an 8-bit character or control code, and a 4-bit attribute code. Each of the characters is stored in sequence in the page RAM in bits 7:0. Special codes are used between lines to show where one line ends and the next begins, and also to allow blank (or 'skipped') single scan lines to be added between character lines. *Table 7* shows the format of a character stored in RAM. Note that even though this is a 12- bit format, reading and writing characters and codes is done in 8-bit bytes.

TABL	E 7.	Page	RAM	Format

ATTRIBUTE CODE	CHARACTER CODE
ATT[3:0]	CC[7:0]

Bits 11–4 (Character Code): These 8 bits define which of the 254 characters is to be called from the character ROM. Valid character codes are 0x02-0xFF. Bits 3–0 (Attribute Code): these 4 bits address the attribute table used to specify which of the 16 locations in RAM specify the colors and enhanced features to be used for this particular character. Two separate attribute tables

LM1236 Address Map (Continued)

are used, one for 2-color characters, the other for 4-color characters. Each of the characters are stored in sequence in the Page RAM. Special codes are used between lines to show where oneline ends and the next begins, and also to allow blank (or 'skipped') single scan lines to be added between character rows.

End-Of-Line Code

To signify the end of a line of characters, a special End-of-Line (EOL) code is used in place of a character code. This code, shown in *Table 8* tells the OSD generator that the character and attribute codes which follow must be placed on a new line in the displayed window. Bits 8–1 are zeros, bit 0 is a one. The attribute that is stored in Page RAM along with this code is not used.

TABLE & End-Of-Line Code

IADLE 6. EIU-OI-LINE CODE											
ATTRIBUTE CODE	END-OF-LINE CODE										
ATT[3:0]	0	0	0	0	0	0	0	0	1		

Skip-Line Code

In order to allow finer control of the vertical spacing of character lines, each displayed line of characters may have up to 15 skipped (i.e., blank) lines between it and the line beneath it. Each skipped line is treated as a single character pixel line, so multiple scan lines may actually be displayed in order to maintain accurate size relative to the character cell. An internal algorithm maintains vertical height proportionality (see the section on Constant Character Height Mechanism). To specify the number of skipped lines, the first character in each new line of characters is interpreted differently than the others in the line. Its data are interpreted as shown in *Table 9*, with the attribute bits setting the color of the skipped lines.

TABLE 9. Skipped-Line Code

ATTRIBUTE CODE	NUMBER OF SKIPPED LINES					PED LINES
ATT[3:0]	Х	Х	Х	Х	Х	SL[3:0]

Bits 8–4 are reserved and should be set to zero. Bits 3–0 determine how many blank pixel lines will be inserted between the present line of display characters and the next. A range of 0–15 may be selected. Bits 12–9 determine which attribute the pixels in the skipped lines will have, which is always called from the two-color attribute table. The pixels will have the background color (Color 0) of the selected attribute table entry.

Note that the pixels in the first line immediately below the character may be overwritten by the pixel override system that creates the button box. (Refer to the Button Box Formation Section for more information).

After the first line, each new line always starts with an SL code, even if the number of skipped lines to follow is zero. This means an SL code must always follow an EOL code. An EOL code may follow an SL code if several 'transparent' lines are required between sections of the window. See example 3 below for a case where skipped lines of zero characters are displayed, resulting in one window being displayed in two segments.

End-Of-Screen Code

To signify the end of the window, a special End-Of-Screen (EOS) code is used in place of a End-Of-Line (EOL) code. There must be at least one EOS code in the Page RAM to avoid unpredictable behavior. This can be accomplished by clearing the RAM by writing a 0 to bit 3 of the FRMCTRL1 Register, 0x8400, immediately after power up.

TABLE 10 End Of Carson Code

	IAB	LE IV. Er	ia-OI-Scr	een Code					
ATTRIBUTE CODE				END-OF	-SCREEM				
ATT[3:0]	0	0	0	0	0	0	0	0	0

Bits 8–0 are all zeros. Bits 12–9 will have the previously entered AC but this is not used and so these bits are "don't cares".

OSD CONTROL REGISTERS

These registers, shown in *Table 11*, control the size, position, and enhanced features of up to two independent OSD windows. Any bits marked as "X" are reserved and should be written to with zeros and should be ignored when the register is read. Additional register detail is provided in the *Control Register Definitions Section*, later in this document.

			IADEE	11.0000	ontion neg	Ster Detail				
Register	Address	Default	D7	D6	D5	D4	D3	D2	D1	D0
FRMCTRL1	0x8400	0x98	HTD	Х	FEN	TD	CDPR	D2E	D1E	OSE
FRMCTRL2	0x8401	0x80	PIXELS_PER_LINE[2:0]				BLINK_PERIOD[4:0]			
CHARFONTACC	0x8402	0x00	Х	Х	Х	Х	Х	Х	ATTR	FONT4
VBLANKDUR	0x8403	0x10	Х			VBLAN	K_DURATI	ON[6:0]		
CHARHTCTRL	0x8404	0x51	CHAR_HEIGHT[7:0]							
BBHLCTRLB0	0x8405	0xFF	B[1	1:0]		G[2:0]			R[2:0]	

TABLE 11. OSD Control Register Detail

LM1236 Address	Map	(Continued)
----------------	-----	-------------

LIVI1236 A	aaress		Continued)									
		TAI	BLE 11. 09	SD Control	Register I	Detail (Cont	inued)					
Register	Address	Default	D7	D6	D5	D4	D3	D2	D1	D0		
BBHLCTRLB1	0x8406	0x01	Х	Х	Х	Х	Х	Х	Х	B[2]		
BBLLCTRLB0	0x8407	0x00	B[1:0]		G[2:0]			R[2:0]	R[2:0]		
BBLLCTRLB1	0x8408	0x00	Х	Х	Х	Х	Х	Х	Х	B[2]		
CHSDWCTRLB0	0x8409	0x00	B[1:0]		G[2:0]			R[2:0]	-		
CHSDWCTRLB1	0x840A	0x00	Х	X X X X X X X B[2]								
ROMSIGCTRL	0x840D	0x00	Х	Х	Х	Х	Х	Х	Х	CRS		
ROMSIGDATAB0	0x840E	0x00				CRC	[7:0]					
ROMSIGDATAB1	0x840F	0x00				CRC	[15:8]					
HSTRT1	0x8410	0x62				HPO	S[7:0]					
VSTRT1	0x8411	0x32		VPOS[7:0]								
W1STRTADRL	0x8412	0x00		ADDR[7:0]								
W1STRTADRH	0x8413	0x00	Х	Х	Х	Х	Х	Х	Х	ADDR[8]		
COLWIDTH1B0	0x8414	0x00		•		COL	.[7:0]	•		•		
COLWIDTH1B1	0x8415	0x00				COL	[15:8]					
COLWIDTH1B2	0x8416	0x00				COL[2	23:16]					
COLWIDTH1B3	0x8417	0x00				COL[;	31:24]					
HSTRT2	0x8418	0x56				HPO	S[7:0]					
VSTRT2	0x8419	0x5B				VPO	S[7:0]					
W2STRTADRL	0x841A	0x00				ADD	R[7:0]					
W2STRTADRH	0x841B	0x01	Х	Х	Х	Х	Х	Х	Х	ADDR[8]		
COLWIDTH2B0	0x841C	0x00		•		COL	.[7:0]	•	•	•		
COLWIDTH2B1	0x841D	0x00				COL	[15:8]					
COLWIDTH2B2	0x841E	0x00				COL[2	23:16]					
COLWIDTH2B3	0x841F	0x00	COL[31:24]									
Any registers in the	e range of C)x8420 - 0x	8428 are fo	or National	Semicondu	ctor internal	use only a	nd should	not be writt	en to under		
application condition	ons.											

FADE_INTVL	0x8429	0x35	V_INTVL[3:0]	H_INVTVL[3:0]

PREAMPLIFIER CONTROL

These registers, shown in *Table 12*, control the gains, DAC outputs, PLL, horizontal and vertical blanking, OSD contrast and DC offset of the video outputs. Additional register detail is provided in the *Control Register Definitions Section*, later in this document.

TABLE 12. LM1236 Preamplifier Interface Registers

Register	Address	Default	D7	D6	D5	D4	D3	D2	D1	D0
BGAINCTRL	0x8430	0x60	Х				BGAIN[6:0]		
GGAINCTRL	0x8431	0x60	Х				GGAIN[6:0]		
RGAINCTRL	0x8432	0x60	Х				RGAIN[6:0]		
CONTRCTRL	0x8433	0x60	Х			C	ONTRAST[6:0]		
DAC1CTRL	0x8434	0x80				DAC	1[7:0]			
DAC2CTRL	0x8435	0x80				DAC	2[7:0]			
DAC3CTRL	0x8436	0x80				DAC	3[7:0]			
DAC4CTRL	0x8437	0x80		DAC4[7:0]						
DACOSDDCOFF	0x8438	0x14	Х	DCF	[1:0]	OSD C	ONT[1:0]	DC	OFFSET[2	2:0]
GLOBALCTRL	0x8439	0x02	Х	Х	Х	Х	Х	Х	PS	BV
AUXCTRL	0x843A	0x03	Х		HB_PC	DS[3:0]		HBPOS _EN	RSV	HBD
PLLFREQRNG	0x843E	0x06	х	PLL_ AUTO	CLMP	x	OOR	VBL	PFF	[1:0]
SRTSTCTRL	0x843F	0x00	Х	AID	Х		X	Х	Х	SRST

LM1236 Address Map (Continued)

TWO-COLOR ATTRIBUTE RAM

This address range (0x8440–0x8497) contains the attribute lookup tables used for displaying two-color characters. There are 16 groups of 4 bytes each according to the format shown in *Table 13*. The attributes are stored starting with Color 0 (background) and each color is stored red first, green second and then blue. They may be written or read using the following address format:

where:
$$N = Attribute number (0x0 \le N \le 0xF)$$

B = Attribute byte number ($0x0 \le B \le 0x3$)

When reading, it is OK to read only one, two, or all three bytes. When writing more than one 2-color attribute using the auto increment feature, all four bytes must be written. When writing, bytes 0 through 2 must be written in order. Bytes 0 through 2 will take effect after byte 2 is written. Since byte 3 contains all reserved bits, this byte may be written, but will have no effect. Any bits marked as "X" are reserved and should be written to with zeros and should be ignored when the register is read.

		•• =•••				•			
Register	Address	D7	D6	D5	D4	D3	D2	D1	D0
ATT2C0n	0x8440 + 4n	COB	C0B[1:0] C0G[2:0]						
ATT2C1n	+1	C1B[0]		C1G[2:0]			C1R[2:0]		C0B[2]
ATT2C2n	+2	X	Х	EF[3:0		EF[3:0]		C1B	[2:1]
ATT2C3n	+3	Х	Х	Х	Х	Х	Х	Х	Х

	13.	I M1236	Two-Color	Attribute	Registers
IADLL	10.		100-00101	Aunduce	negistera

FOUR-COLOR ATTRIBUTE RAM

This address range (0x8500–0x857F), contains the attribute lookup tables used for displaying four-color characters. There are 16 groups of 8 bytes each according to the format shown in *Table 14*. The attributes are stored starting with Color 0 (background) and each color is stored red first, green second and then blue. They may be written or read using the following address format:

Address = 0x8500 + (N * 0x8) + B

where: $N = Attribute number (0x0 \le N \le 0xF)$

B = Attribute byte number ($0x0 \le B \le 0x7$)

When writing, bytes 0 through 2 must be written in order and bytes 4 through 6 must be written in order. Bytes 0 through 2 will take effect after byte 2 is written. Bytes 4 through 6 will take effect after byte 6 is written. Since bytes 5 and 7 contain all reserved bits, these bytes may be written, but no effect will result. When reading, it is OK to read only one, two, or all three bytes. If writing more than one 4-color attributes using the auto increment feature, all eight bytes must be written. Any bits marked as "X" are reserved and should be written to with zeros and should be ignored when the register is read.

TABLE 14. LM1236 Four-Color Attribute Registers

					-				
Register	Address	D7	D6	D5	D4	D3	D2	D1	D0
ATT4C0n	8500 + (n*8)	C0B	8[1:0]		C0G[2:0]			C0R[2:0]	
ATT4C1n	+1	C1B[0]		C1G[2:0]	C1G[2:0] C1				C0B[2]
ATT4C2n	+2	Х	Х	EF[3:0]				C1B[2:1]	
ATT4C3n	+3	Х	Х	Х	Х	Х	Х	Х	Х
ATT4C4n	+4	C2B	8[1:0]		C2G[2:0]		C2R[2:0]		
ATT4C5n	+5	C3B[0]		C3G[2:0]	C3G[2:0]		C3R[2:0]		C2B[2]
ATT4C6n	+6	Х	Х	Х	Х	Х	Х	C3E	8[2:1]
ATT4C7n	+7	Х	Х	Х	Х	Х	Х	Х	Х

Building Display Pages

THE OSD WINDOW

Data The Display, Page RAM contains all of the 8-bit display character codes and their associated 4-bit attribute codes, and the special 12-bit page control codes — the End-Of-Line, Skip-Line parameters and End-Of-Screen characters. The LM1236 has a distinct advantage over many OSD Generators in that it allows variable size and format windows. The window size is not dictated by a fixed geometric area of RAM. Instead, 512 locations of 12-bit words are allocated in RAM for the definition of the windows, with special control codes to define the window size and shape.

Window width can be any length supported by the number of pixels per line that is selected divided by the number of pixels in a character line. It must be remembered that OSD characters displayed during the monitor blanking time will not be displayed on the screen, so the practical limit to the number of horizontal characters on a line is reduced by the number of characters within the horizontal blanking period.

The EOS code tells the OSD generator that the character codes following belong to another displayed window at the next window location. An EOS code may follow normal characters or an SL code, but never an EOL control code, because EOL is always followed by an AC plus an SL code.

WRITING TO THE PAGE RAM

The Display Page RAM can contain up to 512 of the above listed characters and control codes. Each character, or control code will consume one of the possible 512 locations. For convenience, a single write instruction to bit 3 of the Frame Control Register (0x8400) can reset the page RAM value to all zero. This should be done at power up to avoid unpredictable behaviour.

Display Window 1 will also start at the first location (corresponding to the I^2C address 0x8000). This location must

always contain the Skip-Line (SL) code associated with the first line of Display Window 1. The attribute for this SL code must be written before the SL code itself, and will be stored in the lower four bits of this memory location. Subsequent locations should contain the characters to be displayed on line 1 of Display Window 1, until the EOL code or EOS code is written into the Display Page-RAM.

The Skip-Line parameters associated with the next line must always be written to the location immediately after the preceding line's End-Of-Line character. The only exception to this rule is when an End-Of-Screen character (value 0x0000) is encountered. It is important to note that an End-Of-Line character should not precede an End-Of-Screen character (otherwise the End-Of-Screen character will be interpreted as the next line's Skip-Line code). Instead, the End-Of-Screen code will end the line and also end the window, making it unnecessary to precede it with a EOL. The I²C Format for writing a sequence of display characters is minimized by allowing sequential characters with the same attribute code to send in a string as follows:

- Byte #1: I²C Slave Address
- Byte #2: LSB Register Address
- Byte #3: MSB Register Address
- Byte #4: Attribute Table Entry to use for the following Skip-Line code or characters
- Byte #5: First display character, SL parameter, EOL or EOS control code
- Byte #6: Second display character, SL parameter, EOL or EOS control code
- Byte #7: Third display character, SL parameter, EOL or EOS control code
- Byte #n: Last display character in this color sequence, SL parameter, EOL or EOS control code to use the associated Attribute Table Entry.

TABLE 15. Sequence of Transmitted Bytes



This communication protocol is known as the Auto Attribute Mode, which is also used by the LM1237 and LM1247. The Attribute Entry (Byte #4, of the above) is automatically asso-

ciated with each subsequent display character or SL code written. Please see examples of usafe for this mode in the LM1237/LM1247 datasheets.

ENHANCED PAGE RAM ADDRESS MODES

Since the Page RAM in the LM1236 is 12 bits wide, usually two bytes of Page RAM information has to be sent to every location. To avoid this, the LM1236 addressing control system has 3 additional addressing modes offering increased flexibility that may be helpful in sending data to the Page RAM. Some of the left over bits in the Attribute byte are employed as data control bits to select the desired addressing mode as shown in *Table 16*. This is identified as the first byte sent in a write operation or the Page RAM's upper byte read in *Table 6*.

TABLE	16.	Attribute	Bvte
		/	-,

ATTRIBUTE Byte								
Х	DC[1]	DC[0]	Х	ATT[3:0]				

AUTO ATTRIBUTE MODE

The Auto Attribute mode is the standard LM1237 mode that is described above in the WRITING TO THE PAGE RAM section. The attribute byte is shown in *Table 17*.

Building Display Pages (Continued)

TABLE	17.	Auto	Attribute	Mode
-------	-----	------	-----------	------

Sheet4U.com				ATTRIBL	JTE Byte
	Х	0	0	Х	ATT[3:0]

When bits 6–5 are 0, the 4-bit attribute code will be automatically applied to all the character codes transmitted after this attribute byte, as in the LM1237 and LM1247. This mode is useful for sending character codes that use the same attribute. No further attribute codes can follow without stopping and restarting a new transmission. The Page RAM address is automatically incremented starting with the initial LSB and MSB address in the beginning of the sequence.

TWO BYTE COMMUNICATION MODE

The Two Byte Communication mode allows different attribute and character codes to be sent within one transmission without stopping. The attribute byte is shown in *Table 18*, and the sequence of transmitted bytes is shown in *Table 19*. Either another attribute & character code pair or a STOP must follow after each character code. The Page RAM address is automatically incremented just as in the Auto Attribute mode above.



ATTRIBUTE Byte									
Х	0	1	Х	ATT[3:0]					

TABLE 19. Sequence of Transmitted Bytes



HALF RANDOM ADDRESS MODE

The Half Random Address mode allows different attribute and character codes to be sent within one transmission in the same way as the Two Byte Communication mode. The advantage of Half Random Addressing over the Two Byte mode is that the Page RAM addresses do not have to be written to in a sequential order. However, the Page RAM addresses cannot be entirely random, as they must be within one half of the Page RAM. A new transmission must be restarted to switch to another half of the Page RAM. The Page RAM address is not automatically incremented in this mode. This mode is very useful for modifying character codes and attributes in the first 256 locations of the Page RAM. The attribute byte is shown in *Table 20*, and the sequence of transmitted bytes is shown in *Table 21*. Either another LSB address & attribute & character code or a STOP must follow after each character code.

TABLE 20. Half Random Address Mode

ATTRIBUTE Byte								
Х	1	0	Х	ATT[3:0]				

TABLE 21. Sequence of Transmitted Bytes



FULL RANDOM ADDRESS MODE

The Full Random Address mode is very similar to the Half Random Address mode. However, the advantage is that the Page RAM addresses can now be entirely random. There is no longer a restriction to only one half of the Page RAM. The Page RAM address is not automatically incremented in this mode. This is very useful for modifying character codes and attributes anywhere in the Page RAM without starting a new transmission sequence. The Full Random Address mode is the most flexible mode of transmission. The attribute byte is shown in *Table 22*, and the sequence of transmitted bytes is shown in *Table 23*. Either another LSB address & MSB address & attribute & character code or a STOP must follow after each character code.

TABLE 22. Full Random Address Mode	n Address Mode
------------------------------------	----------------

ATTRIBUTE Byte							
Х	1	1	Х	ATT[3:0]			

			, · ··J	es (Co Tab	LE 23. Se	quence c	of Transn	nitted By	/tes				
ataSheet4U	\$BA	LSB Addr	. MSB Add	-	сс		dr. MSB		ATTR	СС		ST	OP
						4		— REPEAT-					
-		_	_			-				-			
Contr	ol R	egiste	er Defi	inition	S								
OSD INT	ERFAC	E REGIS	TERS										
Frame C	ontrol	Register	1:										
					FR	MCTRL1	(0x8400))					
					Fade								
		1	nalftone		i/o	trans	clear	win2	win	1 OSD	_		
			HTD	Х	FEN	TD	CDPR	D2E	D1E	E OsE			
Dit O	0				0	Disalari		-				41-1-	L:4 :
Bit 0				able. The (will be en							zero. wn	en this	bit is a c
Bit 1	_			ble. When							av Windo	w 1 is	enabled
DICT		-		n Display			-	Ster are	bour or	юз, візрі	ay windo	113	chabica.
Bit 2				ble. When				ster are	both or	nes, Displa	av Windo	w 2 is	enabled.
		•		n Display			-			<i>,</i> ,	,		
Bit 3	Clea	ar Display	Page RA	M. Writing	g a one to	this bit w	ill result i	n setting	all of t	he Displa	y Page R	AM val	ues to ze
	This	bit is aut	tomatically	y cleared a	after the o	peration is	s complet	te. This t	oit is ini	tially asse	erted by c	default a	at power
				k to zero s	-				s one o	only mome	entarily, a	and the	n will ren
				serted aga			-						
Bit 4		-		Vhen this I		-				-	-		
		-		ok-up table		locations	(I.e., ATT	0-AII7) wiii de	einterpret	ed as tra	nspare	nt. vynen
	hit is	a one t	he color v	vill ha inta	rnrotod as	black		,					
Bit 5					rpreted as it is a 1. t		ade In/F						
Bit 5	Fad		Enable. W	vill be inte /hen this b	-		Fade In/Fa						
Bit 5 Bit 7	Fad func	e In/Out I tion is dis	Enable. W sabled.		it is a 1, t	he OSD F		ade Out	functio	n is enabl	ed. Wher	n this bi	it is a 0,
	Fade func Half	e In/Out E tion is dis Tone Dis	Enable. W sabled. sable. Wh	/hen this b	it is a 1, t is a 1, the	he OSD F		ade Out	functio	n is enabl	ed. Wher	n this bi	it is a 0,
Bit 7	Fade func Half the	e In/Out I tion is dis Tone Dis half tone	Enable. W sabled. sable. Wh transpare	/hen this b en this bit	it is a 1, t is a 1, the	he OSD F		ade Out	functio	n is enabl	ed. Wher	n this bi	it is a 0,
	Fade func Half the	e In/Out I tion is dis Tone Dis half tone	Enable. W sabled. sable. Wh transpare	/hen this b en this bit	it is a 1, t is a 1, the bled.	he OSD F	alf Tone T	ade Out ranspare	functio	n is enabl	ed. Wher	n this bi	it is a 0,
Bit 7	Fade func Half the	e In/Out I tion is dis Tone Dis half tone	Enable. W sabled. sable. Wh transpare 2:	/hen this b en this bit ncy is ena	it is a 1, the bled.	he OSD F	alf Tone T (0x8401)	ade Out ranspare	function	n is enabl	ed. Wher	n this bi	it is a 0,
Bit 7	Fade func Half the	e In/Out I tion is dis Tone Dis half tone	Enable. W sabled. sable. Wh transpare 2:	/hen this bit ncy is ena els per Lin	it is a 1, the bled.	he OSD F	alf Tone T (0x8401) Bli	ranspare	function	n is enabl	ed. Wher	n this bi	it is a 0,
Bit 7	Fade func Half the	e In/Out I tion is dis Tone Dis half tone	Enable. W sabled. sable. Wh transpare 2:	/hen this b en this bit ncy is ena	it is a 1, the bled.	he OSD F	alf Tone T (0x8401) Bli	ade Out ranspare	function	n is enabl	ed. Wher	n this bi	it is a 0,
Bit 7 Frame C	Fad func Half the ontrol I	e In/Out I tion is dis Tone Dis half tone Register	Enable. W sabled. sable. Wh transpare 2: Pixe	/hen this b en this bit ncy is ena els per Lin PL[2:0]	it is a 1, the bled.	he OSD F OSD Ha	alf Tone T (0x8401) Bli	ade Out ranspare nk Peric BP[4:0]	function ency function	n is enabl	ed. Wher	When t	it is a 0, ⁻
Bit 7	Fadd func Half the ontrol I	e In/Out I tion is dis Tone Dis half tone Register	Enable. W sabled. sable. Wh transpare 2: Pixe pixe	/hen this bit ncy is ena els per Lin	it is a 1, the bled.	he OSD F OSD Ha MCTRL2 king perio	(0x8401) (0x8401) Bli	ranspare	function ency function od	n is enabl	ed. Wher	When t	it is a 0, ⁻
Bit 7 Frame C	Fadd func Half the ontrol I Blinl the	e In/Out I tion is dis Tone Dis half tone Register	Enable. W sabled. sable. Wh transpare 2: Pixe pd. These hese bits	/hen this b en this bit ncy is ena els per Liu PL[2:0] five bits s	FR FR et the blin then mult	he OSD F OSD Ha MCTRL2 king peric	(0x8401) (0x8401) Bli od of the e result by	ade Out ranspare) nk Peric BP[4:0] blinking f	function ency function od	n is enabl nction is c which is Id rate.	ed. Wher	When t	it is a 0, ⁻ his bit is
Bit 7 Frame C Bits 4–0	Fadd func Half the I ontrol I Blinl the v Pixe give	e In/Out I tion is dis Tone Dis half tone Register	Enable. W sabled. sable. Wh transpare 2: Pixe pd. These hese bits ne. These ximum ho	/hen this bit ncy is ena els per Lin PL[2:0] five bits s by 8, and three bits rizontal sc	FR FR then mult determine an rate. A	he OSD F OSD Ha MCTRL2 king peric iplying the the num Iso see 7	(0x8401) (0x8401) Bli od of the e result by ber of pix <i>Table 3</i> si	ade Out ranspare nk Peric BP[4:0] blinking f y the ver cels per l	function ency function od feature, tical fie ine of (n is enabl nction is c which is Id rate. DSD chara	ed. Wher lisabled.	ed by r	it is a 0, his bit is mulitiplyir
Bit 7 Frame C Bits 4–0	Fadd func Half the I ontrol I Blinl the v Pixe give	e In/Out I tion is dis Tone Dis half tone Register	Enable. W sabled. sable. Wh transpare 2: Pixe pd. These hese bits ne. These ximum ho	/hen this bit ncy is ena els per Liu PL[2:0] five bits s by 8, and three bits	FR FR then mult determine an rate. A	he OSD F OSD Ha MCTRL2 king peric iplying the the num Iso see 7	(0x8401) (0x8401) Bli od of the e result by ber of pix <i>Table 3</i> si	ade Out ranspare nk Peric BP[4:0] blinking f y the ver cels per l	function ency function od feature, tical fie ine of (n is enabl nction is c which is Id rate. DSD chara	ed. Wher lisabled.	ed by r	it is a 0, his bit is mulitiplyir
Bit 7 Frame C Bits 4–0	Fadd func Half the I ontrol I Blinl the v Pixe give	e In/Out I tion is dis Tone Dis half tone Register	Enable. W sabled. sable. Wh transpare 2: Pixe pd. These hese bits ne. These ximum ho	/hen this bit ncy is ena els per Lin PL[2:0] five bits s by 8, and three bits rizontal sc	FR the bled. FR the blin then mult determine an rate. A gister, 0x8	king peric by the num lso see 7 343E[1:0].	(0x8401) (0x8401) Bli od of the e result by ber of pix <i>Table 3</i> si	ade Out ranspare nk Peric BP[4:0] blinking f y the ver cels per l nce the	function ency function od feature, tical fie ine of (n is enabl nction is c which is Id rate. DSD chara	ed. Wher lisabled.	ed by r	it is a 0, his bit is mulitiplyir
Bit 7 Frame C Bits 4–0	Fadd func Half the I ontrol I Blint the give func	e In/Out I tion is dis Tone Dis half tone Register	Enable. W sabled. sable. Wh transpare 2: Pixe pd. These hese bits he. These ximum ho e PLLFRE	/hen this bit ncy is ena els per Lin PL[2:0] five bits s by 8, and three bits rizontal sc	FR the bled. FR the blin then mult determine an rate. A gister, 0x8	MCTRL2 king peric plying the the num lso see 7 343E[1:0].	(0x8401) (0x8401) Bli od of the e result by ber of pix fable 3 si Pixels pe	ade Out ranspare nk Peric BP[4:0] blinking f y the ver cels per l nce the	function ency function od feature, tical fie ine of (maximu	which is d rate. DSD chara um recom	ed. Wher	ed by r ee <i>Tab</i>	it is a 0, his bit is nulitiplyir <i>le 24</i> whi te is also
Bit 7 Frame C Bits 4–0	Fadd func Half the I ontrol I Blint the give func	e In/Out I tion is dis Tone Dis half tone Register Register king Peric value of t ils per Lir s the ma: tion of the Bits 7–5	Enable. W sabled. sable. Wh transpare 2: Pixe pd. These hese bits he. These ximum ho e PLLFRE	/hen this bit ncy is ena els per Lin PL[2:0] five bits s by 8, and three bits rizontal sc	FR is a 1, the bled. FR et the blin then mult determine an rate. A gister, 0x8 TABLE 2	ANDER SET IN THE PARTY INTERPARTY IN THE PARTY IN THE PARTY IN THE PARTY INTERPARTY INTE	(0x8401) (0x8401) Bli od of the e result by ber of pix <i>able 3</i> si Pixels pe otion	ade Out ranspare nk Peric BP[4:0] blinking f y the ver cels per l nce the	function ency function od feature, tical fie ine of (maximu	n is enabl nction is c which is Id rate. DSD chara	ed. Wher lisabled. determin acters. So mended a	ed by r ee <i>Tab</i>	it is a 0, his bit is nulitiplyir <i>le 24</i> whi te is also
Bit 7 Frame C Bits 4–0	Fadd func Half the I ontrol I Blint the give func	e In/Out I tion is dis Tone Dis half tone Register Register (king Perio value of t dis per Lir s the max tion of the Bits 7–5 0x0	Enable. W sabled. sable. Wh transpare 2: Pixe pd. These hese bits he. These ximum ho e PLLFRE	/hen this bit ncy is ena els per Lin PL[2:0] five bits s by 8, and three bits rizontal sc	FR bled. FR then mult determine an rate. A gister, 0x8 TABLE 2	king peric MCTRL2 king peric plying the the num lso see 7 343E[1:0]. 24. OSD I Descrip 04 pixels	(0x8401) (0x8401) Bli od of the e result by ber of pix fable 3 si Pixels pe ption per line	ade Out ranspare nk Peric BP[4:0] blinking f y the ver cels per l nce the	function ency function od feature, tical fie ine of (maximu	which is d rate. DSD chara um recom	ed. Wher lisabled. determin acters. So mended so ontal Fre 110	ed by r ee <i>Tab</i>	it is a 0, his bit is nulitiplyir <i>le 24</i> whi te is also
Bit 7 Frame C Bits 4–0	Fadd func Half the I ontrol I Blint the give func	e In/Out I tion is dis Tone Dis half tone Register Register (king Peric value of t dis per Lir s the mai tion of the Bits 7–5 0x0 0x1	Enable. W sabled. sable. Wh transpare 2: Pixe pd. These hese bits he. These ximum ho e PLLFRE	/hen this bit ncy is ena els per Lin PL[2:0] five bits s by 8, and three bits rizontal sc	FR is a 1, the bled. FR ne et the blin then mult determine an rate. A gister, 0x8 TABLE 2 7 7	MCTRL2 king peric plying the the num lso see 7 343E[1:0]. 24. OSD I Descrip 04 pixels 68 pixels	(0x8401) (0x8401) Bli od of the e result by ber of pix able 3 si Pixels pe pixels pe per line per line	ade Out ranspare nk Peric BP[4:0] blinking f y the ver cels per l nce the	function ency function od feature, tical fie ine of (maximu	which is d rate. DSD chara um recom	ed. Wher lisabled. determin acters. So mended a ontal Fro 110 110	ed by r ee <i>Tab</i>	it is a 0, his bit is nulitiplyir <i>le 24</i> whi te is also
Bit 7 Frame C Bits 4–0	Fadd func Half the I ontrol I Blint the give func	e In/Out I tion is dis Tone Dis half tone Register Register king Peric value of t ils per Lir s the ma: tion of the Bits 7–5 0x0 0x1 0x2	Enable. W sabled. sable. Wh transpare 2: Pixe pd. These hese bits he. These ximum ho e PLLFRE	/hen this bit ncy is ena els per Lin PL[2:0] five bits s by 8, and three bits rizontal sc	FR is a 1, the bled. FR et the blin then mult determine an rate. A gister, 0x8 TABLE 2 7 7 7	A cost field of the second sec	(0x8401) (0x8401) Bli od of the e result by ber of pix <i>able 3</i> si Pixels pe Dition per line per line per line	ade Out ranspare nk Peric BP[4:0] blinking f y the ver cels per l nce the	function ency function od feature, tical fie ine of (maximu	which is d rate. DSD chara um recom	ed. Wher lisabled. determin acters. So mended so ontal From 110 110	ed by r ee <i>Tab</i>	it is a 0, his bit is nulitiplyir <i>le 24</i> whi te is also
Bit 7 Frame C Bits 4–0	Fadd func Half the I ontrol I Blint the give func	e In/Out I tion is dis Tone Dis half tone Register Register (king Peric value of t dis per Lir s the mai tion of the Bits 7–5 0x0 0x1	Enable. W sabled. sable. Wh transpare 2: Pixe pd. These hese bits he. These ximum ho e PLLFRE	/hen this bit ncy is ena els per Lin PL[2:0] five bits s by 8, and three bits rizontal sc	it is a 1, the bled.	A cost of the second se	(0x8401) (0x8401) Bli od of the e result by ber of pix able 3 si Pixels pe pixels pe per line per line per line per line	ade Out ranspare nk Peric BP[4:0] blinking f y the ver cels per l nce the	function ency function od feature, tical fie ine of (maximu	which is d rate. DSD chara um recom	ed. Wher lisabled. determin acters. So mended a ontal Fro 110 110	ed by r ee <i>Tab</i>	it is a 0, his bit is nulitiplyir <i>le 24</i> whi te is also
Bit 7 Frame C Bits 4–0	Fadd func Half the I ontrol I Blint the give func	e In/Out I tion is dis Tone Dis half tone Register Register (value of t value of t value of t value of t value of t s per Lir s the ma: tion of the Bits 7–5 0x0 0x1 0x2 0x3	Enable. W sabled. sable. Wh transpare 2: Pixe pd. These hese bits he. These ximum ho e PLLFRE	/hen this bit ncy is ena els per Lin PL[2:0] five bits s by 8, and three bits rizontal sc	it is a 1, the bled.	he OSD F OSD Ha MCTRL2 king periciplying the the num lso see 7 343E[1:0]. 24. OSD F Descrip 04 pixels 68 pixels 32 pixels 96 pixels 60 pixels	(0x8401) Bli od of the e result by ber of pix fable 3 si Pixels pe per line per line per line per line per line	ade Out ranspare nk Peric BP[4:0] blinking f y the ver cels per l nce the	function ency function od feature, tical fie ine of (maximu	which is d rate. DSD chara um recom	ed. Wher lisabled. determin acters. So mended so ontal Fre 110 110 110 110	ed by r ee <i>Tab</i>	it is a 0, his bit is nulitiplyir <i>le 24</i> whi te is also
Bit 7 Frame C Bits 4–0	Fadd func Half the I ontrol I Blint the give func	e In/Out I tion is dis Tone Dis half tone Register Register (cing Perice value of t els per Lir s the mai tion of the Bits 7–5 0x0 0x1 0x2 0x3 0x4	Enable. W sabled. sable. Wh transpare 2: Pixe pd. These hese bits he. These ximum ho e PLLFRE	/hen this bit ncy is ena els per Lin PL[2:0] five bits s by 8, and three bits rizontal sc	FR is a 1, the bled. FR ne et the blin then mult determine an rate. A gister, 0x8 TABLE 2 7 7 8 8 9 10	A cost of the second se	(0x8401) Bli od of the e result by ber of pix fable 3 si Pixels pe per line per line per line per line per line per line per line per line	ade Out ranspare nk Peric BP[4:0] blinking f y the ver cels per l nce the	function ency function od feature, tical fie ine of (maximu	which is d rate. DSD chara um recom	ed. Where lisabled.	ed by r ee <i>Tab</i>	it is a 0, his bit is nulitiplyir <i>le 24</i> whi te is also

Control Register Definitions (Continued)

Character Font Access Register:

	ataSheet4U.co	m		CHA	RFONTACC (0x84	402)			
				Rese	rved		Select	Plane	
		Х	Х	X	X X	Х	ATTR	FONT4	
3it 0	0x0000 to 0 for the le	0x2FFF. W east signific	hen read ant plane	ing or writir and to 1 fo	ng four-color attribu or the most signific	utes from ant plane	the range e. It is also	0x3000 to required to	ttribute from the range 0x3FFF, this bit is set o set this bit to read the
					acter fonts in 0x30				
Bit 1					his applies to read			•	
Bits 7–2		These sho			r code is returned	and whe	n a 1, the	attribute co	de is returned.
5115 7-2	neserveu.	THESE SHO	uiu be se						
Vertical E	Blank Duratio	on Register	:						
				VB	LANKDUR (0x840	03)			
		Res'd		١	Vertical Blanking	Duration	1		
		Х			VB[6:0]				
Bits 6–0	-				e vertical blanking t to a number grea	-		s. when ve	rtical blanking is enable
Bit 7		This bit sh			t to a number grea		0X0A.		
511.7	Tieserveu.			et to zero.					
OSD Cha	racter Heigh	t Register:							
				CH	ARHTCTRL (0x84	04)			
				CH	CH[7:0]	04)			
					CH[7:0]				
Bits 7–0	-			SD charact	CH[7:0] er height as descri	ibed in th			-
Bits 7–0	Mechanisr	n. The valu	es of this	SD charactor register is	CH[7:0] er height as descri equal to the appro	ibed in th oximate n	umber of (OSD height	compensated lines
Bits 7–0	Mechanisr required o	n. The valu n the scree	es of this n, divided	SD charactor register is I by 4. This	CH[7:0] er height as descri equal to the appro value is not exact	ibed in th oximate no t due to th	umber of (ne approxi	OSD height mation used	compensated lines d in scaling the charact
Bits 7–0	Mechanisr required o Example:	n. The valu n the scree If approxima	es of this n, divided ately 384	SD charactor register is I by 4. This OSD lines	CH[7:0] er height as descri equal to the appro value is not exact	ibed in th oximate no t due to th e screen	umber of (ne approxi (regardles	OSD height mation used	compensated lines
Bits 7–0 Enhance	Mechanisr required o Example:	n. The valu n the scree If approxima cter Height	es of this n, divided ately 384	SD charactor register is I by 4. This OSD lines	CH[7:0] er height as descri equal to the appro value is not exact are required on th	ibed in th oximate no t due to th e screen	umber of (ne approxi (regardles	DSD height mation used is of the nu	compensated lines d in scaling the charact
	Mechanisr required o Example: the Charac	n. The valu n the scree If approxima cter Height	es of this n, divided ately 384 Control R	SD charactor register is I by 4. This OSD lines	CH[7:0] er height as descri equal to the appro value is not exact are required on th	ibed in th oximate no t due to th e screen	umber of (ne approxi (regardles	DSD height mation used is of the nu	compensated lines d in scaling the charact mber of scan lines) the Box Highlight Color
	Mechanisr required o Example: the Charac ed Feature Re BBH	n. The valu n the scree If approxima cter Height egister 1:	es of this n, divided ately 384 Control R	SD charactor register is I by 4. This OSD lines	CH[7:0] er height as descri equal to the appro value is not exact are required on th	ibed in th oximate nu t due to th e screen 31 (0x51).	umber of (ne approxi (regardles BBHLC	DSD height mation used s of the num Buttor	compensated lines d in scaling the charact mber of scan lines) the Box Highlight Color
Enhance	Mechanisr required o Example: the Charac ed Feature Re BBH	n. The valu n the scree If approxima cter Height egister 1: LCTRLB1 (eserved	es of this n, divided ately 384 Control R	SD charactor register is l by 4. This OSD lines legister is p	CH[7:0] er height as descri equal to the appro value is not exact are required on th programmed with 8	ibed in th oximate nu t due to th e screen 31 (0x51).	umber of (ne approxi (regardles BBHLC Highlig	DSD height mation used is of the nut Buttor TRLB0 (0x	compensated lines d in scaling the charact mber of scan lines) the Box Highlight Color 8405)
Enhance	Mechanisr required o Example: the Charac ed Feature Re BBH R X X	n. The valu n the scree If approxima cter Height egister 1: LCTRLB1 (eserved X 2	es of this n, divided ately 384 Control R 0x8406) (X X	SD charact register is I by 4. This OSD lines legister is p	CH[7:0] er height as descri equal to the appro- value is not exact are required on th programmed with 8 Highlight - Gr G[2:0]	ibed in th oximate nu t due to th e screen 31 (0x51).	umber of (ne approxi (regardles BBHLC Highlig	DSD height mation used is of the nur Buttor TRLB0 (0xi ht - Red	compensated lines d in scaling the charact mber of scan lines) the Box Highlight Color 8405) Highlight - Blue
Enhance X >	Mechanisr required o Example: the Charac ed Feature Re BBH R K X 0	n. The valu n the scree If approxima cter Height egister 1: LCTRLB1 (eserved X 2 These de	es of this n, divided ately 384 Control R 0x8406) (X termine th	SD charact register is I by 4. This OSD lines legister is p X X	CH[7:0] er height as descri equal to the appro value is not exact are required on th programmed with 8 Highlight - Gr	ibed in th oximate nu t due to th e screen 31 (0x51).	umber of (ne approxi (regardles BBHLC Highlig	DSD height mation used is of the nur Buttor TRLB0 (0xi ht - Red	compensated lines d in scaling the charact mber of scan lines) the Box Highlight Color 8405) Highlight - Blue
Enhance X > Bits 8– Bits 15	Mechanisr required o Example: the Charac ed Feature Re BBH R K X 0	n. The valu n the scree If approxima cter Height egister 1: LCTRLB1 (eserved X These de Reserved	es of this n, divided ately 384 Control R 0x8406) (X termine th	SD charact register is I by 4. This OSD lines legister is p X X	CH[7:0] er height as descri equal to the appro- value is not exact are required on th programmed with 8 Highlight - Gr G[2:0] ox highlight color.	ibed in th oximate nu t due to th e screen 31 (0x51).	umber of (ne approxi (regardles BBHLC Highlig	DSD height mation used is of the num Buttor TRLB0 (0x ht - Red 2:0]	compensated lines d in scaling the charact mber of scan lines) the Box Highlight Color 8405) Highlight - Blue
Enhance X > Bits 8– Bits 15	Mechanisr required o Example: the Charace ed Feature Re BBH R X X 0 -9	n. The valu n the scree If approxima cter Height egister 1: LCTRLB1 (eserved X 2 These de Reserved egister 2:	es of this n, divided ately 384 Control R 0x8406) (X X termine th . These b	SD charact register is I by 4. This OSD lines legister is p X X	CH[7:0] er height as descri equal to the appro- value is not exact are required on th programmed with 8 Highlight - Gr G[2:0] ox highlight color.	ibed in th oximate nu t due to th e screen 31 (0x51).	umber of (ne approxi (regardles BBHLC Highlig R[:	DSD height mation used is of the nui Buttor TRLB0 (0xi ht - Red 2:0] Butto	compensated lines d in scaling the charact mber of scan lines) the Box Highlight Color B405) Highlight - Blue B[2:0]
Enhance X > Bits 8– Bits 15	Mechanisr required o Example: the Charace ed Feature Re BBH R X X 0 -9 ed Feature Re BBL	n. The valu n the scree If approxima cter Height egister 1: LCTRLB1 (eserved X These de Reserved	es of this n, divided ately 384 Control R 0x8406) (X X termine th . These b	SD charact register is I by 4. This OSD lines legister is p X X	CH[7:0] er height as descri equal to the appro- value is not exact are required on th programmed with 8 Highlight - Gr G[2:0] ox highlight color. be set to zero.	ibed in th oximate nu t due to th e screen 31 (0x51).	umber of (ne approxi (regardles BBHLC Highlig R[2 BBLLC	DSD height mation used is of the nur Buttor TRLB0 (0xi ht - Red 2:0] Butto TRLB0 (0xi	compensated lines d in scaling the charact mber of scan lines) the Box Highlight Color B405) Highlight - Blue B[2:0] n Box Lowlight Color B407)
Enhance X > Bits 8– Bits 15 Enhance	Mechanisr required o Example: the Charace ed Feature Re BBH R X X 0 -9 ed Feature Re BBL	n. The valu n the scree If approxima cter Height egister 1: LCTRLB1 (eserved X 2 These de Reserved egister 2: LCTRLB1 (eserved	es of this n, divided ately 384 Control R 0x8406) (X X termine th . These b	SD charactives register is possible of the second s	CH[7:0] er height as descri equal to the appro- value is not exact are required on th programmed with 8 Highlight - Gr G[2:0] ox highlight color.	ibed in th oximate nu t due to th e screen 31 (0x51).	BBHLC BBLLC BBLLC Lowlig	DSD height mation used is of the nui Buttor TRLB0 (0xi ht - Red 2:0] Butto	compensated lines d in scaling the charact mber of scan lines) the Box Highlight Color B405) Highlight - Blue B[2:0]
Enhance X > Bits 8– Bits 15- Enhance	Mechanisr required o Example: the Charace ed Feature Re BBH C X 0 -9 ed Feature Re BBL BBL R C X	n. The valu n the scree If approxima cter Height egister 1: LCTRLB1 (eserved X 2 These de Reserved egister 2: LCTRLB1 (eserved X 2	es of this n, divided ately 384 Control R 0x8406) (X termine th . These b 0x8408) (X	SD charactives register is possible for the second	CH[7:0] er height as descri equal to the appro- value is not exact are required on th programmed with 8 Highlight - Gr G[2:0] ox highlight color. be set to zero.	ibed in th oximate nu t due to th e screen 31 (0x51).	BBHLC BBLLC BBLLC Lowlig	DSD height mation used as of the num Buttor TRLB0 (0x) ht - Red 2:0] Butto TRLB0 (0x) ht - Red	compensated lines d in scaling the charact mber of scan lines) the Box Highlight Color 8405) Highlight - Blue B[2:0] n Box Lowlight Color 8407) Lowlight - Blue
Enhance X > Bits 8– Bits 15- Enhance	Mechanisr required o Example: the Charace ed Feature Re BBH C X 0 -9 ed Feature Re BBL R C X 0	n. The valu n the scree If approxima cter Height egister 1: LCTRLB1 (eserved X 2 These de Reserved egister 2: LCTRLB1 (eserved X 2 These de	es of this n, divided ately 384 Control R 0x8406) (X termine th . These b 0x8408) (X termine th	SD charactives register is possible of the second s	CH[7:0] er height as descri equal to the appro- value is not exact are required on th programmed with 8 Highlight - Gr G[2:0] ox highlight color. be set to zero.	ibed in th oximate nu t due to th e screen 31 (0x51).	BBHLC BBLLC BBLLC Lowlig	DSD height mation used as of the num Buttor TRLB0 (0x) ht - Red 2:0] Butto TRLB0 (0x) ht - Red	compensated lines d in scaling the charact mber of scan lines) the Box Highlight Color 8405) Highlight - Blue B[2:0] n Box Lowlight Color 8407) Lowlight - Blue

	CHSDWCTF	RLB1 (0x	840A)				CHSDW	CTRLB0 (0x8409)
aSheet4U.com	Reserve				Shadow - G	reen		w - Red	Shadow - Blu
x x	X X	Х	Х	X	G[2:0]		R[2:0]	B[2:0]
Bits 8–0	Thes	se registe	rs deterr	nine the	heavy button bo	x lowlight			color
Bits 15–9		-			e set to zero.	, ionigin,	onading d		
ROM Signature	Control Re	gister:							
				RO	MSIGCTRL (0x8	10D)			
					leserved			check	
		Х	X	Х	X X	Х	X	CRS	
Bit 0	This	controls	the calci	ulation of	the ROM signa	ure. Settir	a this bit a	causes the	BOM to be read
Bit 0 This controls the calculation of the ROM signature. Setting this bit causes t sequentially and a 16-bit checksum calculated over the 254 characters. The									
	stored in the ROM Signature Data Register, and this bit is then automatically cleared.								
Bits 7–1	Rese	erved. Th	ese shoi	uld be se	et to zero.				
ROM Signature	Data:								
			1						
	ROMSIGDA	TAB1 (0x	840F)				ROMSIG	DATAB0 (0x840E)
					CPC[15:0]	n			
					CRC[15:0]				
Bits 15–0					54 ROM characte vill have the sam			its (module	o 65535). All devices
			vv	Indow 1	Horizontal Star	t Locatio	1		
					1H[7:0]			· · · · · ·	
Bits 7–0	Ther	re are two	possibl	e OSD w		ın be disp	ayed simu	Itaneously	or individually. This
Bits 7–0	regis	ster deter	mines th	e horizor	vindows which ca ntal start positior	of Windo	w 1 in OS	D pixels (n	iot video signal
Bits 7–0	regis pixel	ster deter ls). The a	mines th ctual pos	e horizor sition, to	vindows which ca ntal start position the right of the l	of Windo orizontal	v 1 in OS lyback pul	D pixels (n se, is dete	not video signal ermined by multiplying
Bits 7–0	regis pixel this	ster deter ls). The a register v	mines th ctual pos alue by 4	e horizor sition, to 4 and ad	vindows which can ntal start position the right of the l Iding 30. Due to	of Windo norizontal f pipeline de	w 1 in OS lyback pul elays, the	D pixels (n se, is dete first usable	not video signal ermined by multiplying e start location is
Bits 7–0	regis pixel this appr	ster deter ls). The a register v roximately	mines th ctual pos alue by 42 OSE	e horizor sition, to 4 and ad D pixels f	vindows which cantal start position the right of the l Iding 30. Due to following the hor	of Windo orizontal f pipeline de zontal flyb	w 1 in OSI lyback pul elays, the ack time.	D pixels (n se, is dete first usable For this re	not video signal ermined by multiplying e start location is ason, we recommend
	regis pixel this appr this	ster deter ls). The a register v roximately register b	mines th ctual pos alue by 42 OSE e progra	e horizor sition, to 4 and ad D pixels f	vindows which cantal start position the right of the l Iding 30. Due to following the hor	of Windo orizontal f pipeline de zontal flyb	w 1 in OSI lyback pul elays, the ack time.	D pixels (n se, is dete first usable For this re	not video signal ermined by multiplying e start location is ason, we recommend
Bits 7–0 Display Window	regis pixel this appr this	ster deter ls). The a register v roximately register b	mines th ctual pos alue by 42 OSE e progra	e horizor sition, to 4 and ad D pixels f	vindows which cantal start position the right of the l Iding 30. Due to following the hor	of Windo orizontal f pipeline de zontal flyb	w 1 in OSI lyback pul elays, the ack time.	D pixels (n se, is dete first usable For this re	not video signal ermined by multiplying e start location is ason, we recommend
	regis pixel this appr this	ster deter ls). The a register v roximately register b	mines th ctual pos alue by 42 OSE e progra dress:	e horizor sition, to 4 and ad D pixels f mmed w	vindows which cantal start position the right of the H Iding 30. Due to following the hor vith a number lar	of Windo porizontal f pipeline de zontal flyb ger than 2	w 1 in OSI lyback pul elays, the ack time.	D pixels (n se, is dete first usable For this re	not video signal ermined by multiplying e start location is ason, we recommend
	regis pixel this appr this	ster deter ls). The a register v roximately register b	mines th ctual pos alue by 42 OSE e progra dress:	e horizor sition, to 4 and ad D pixels f mmed w	vindows which cantal start position the right of the l Iding 30. Due to following the hor vith a number lar VSTRT1 (0x8411 1 Vertical Start	of Windo porizontal f pipeline de zontal flyb ger than 2	w 1 in OSI lyback pul elays, the ack time.	D pixels (n se, is dete first usable For this re	not video signal ermined by multiplying
	regis pixel this appr this	ster deter ls). The a register v roximately register b	mines th ctual pos alue by 42 OSE e progra dress:	e horizor sition, to 4 and ad D pixels f mmed w	vindows which cantal start position the right of the H Iding 30. Due to following the hor vith a number lar	of Windo porizontal f pipeline de zontal flyb ger than 2	w 1 in OSI lyback pul elays, the ack time.	D pixels (n se, is dete first usable For this re	not video signal ermined by multiplying e start location is ason, we recommend
Display Window	v 1 Vertical	ster deter ls). The a register v roximately register b Start Add	mines th ctual pos alue by 4 42 OSE e progra dress:	e horizor sition, to 4 and ad 0 pixels f mmed w Window	vindows which cantal start position the right of the l Iding 30. Due to following the hor vith a number lar VSTRT1 (0x8411 1 Vertical Start 1V[7:0]	of Windo norizontal f pipeline de zontal flyb ger than 2) Address	w 1 in OSI lyback pul elays, the ack time. otherwise	D pixels (n se, is dete irst usable For this re e improper	not video signal ermined by multiplying e start location is ason, we recommend operation may result
	v 1 Vertical 3	ster deter ls). The a register v roximately register b Start Add	determines the	e horizor sition, to 4 and ad 0 pixels f mmed w Window es the V	vindows which cantal start position the right of the l Iding 30. Due to following the hor vith a number lar VSTRT1 (0x8411 1 Vertical Start 1V[7:0] ertical start posit	of Windo pipeline de zontal flyb ger than 2) Address	w 1 in OSI lyback pul elays, the ack time. otherwise Window 1	D pixels (n se, is dete irst usable For this re a improper	not video signal ermined by multiplying e start location is ason, we recommend
Display Window	v 1 Vertical S	ster deter ls). The a register v roximately register b Start Add register of register of s (not vide	determines the	e horizor sition, to 4 and ad 0 pixels f ummed w Window es the V ines). Th	vindows which cantal start position the right of the l Iding 30. Due to following the hor vith a number lar VSTRT1 (0x8411 1 Vertical Start 1V[7:0] ertical start position	of Windo pipeline de zontal flyb ger than 2) Address ion of the is determ	w 1 in OSI lyback pul elays, the ack time. otherwise Window 1 ined by m	D pixels (n se, is dete iirst usable For this re improper	not video signal ermined by multiplying e start location is ason, we recommend operation may result not-height character his register value by
Display Window	v 1 Vertical S This Control of the second	ster deter ls). The a register v roximately register b Start Add Start Add register of s (not vide lote: each s may act	determines the ctual post alue by 4 42 OSE e progra dress:	e horizor sition, to 4 and ad 0 pixels f mmed w Window es the V ines). Th ter line is displayed	vindows which cantal start position the right of the H Iding 30. Due to following the hor vith a number lar VSTRT1 (0x8411 1 Vertical Start 1V[7:0] ertical start position a catual position is treated as a sin d in order to mai	of Windo pipeline de zontal flyb ger than 2) Address ion of the is determ igle auto-h ntain accu	w 1 in OSI lyback pul elays, the ack time. otherwise window 1 ined by m eight char rate positio	D pixels (n se, is dete iirst usable For this re improper in constar ultiplying t acter pixe on relative	not video signal ermined by multiplying e start location is ason, we recommend operation may result not-height character his register value by I line, so multiple scar to the OSD character
Display Window	v 1 Vertical S This Innes 2. (N lines cell s	ster deter ls). The a register v roximately register b Start Add Start Add register of a (not vide s (not vide s may act size. See	determines the crual post alue by 4 42 OSE e progra dress: determines bo scan I n charact ually be the Con	e horizor sition, to 4 and ad 0 pixels f mmed w Window es the V ter lines). The ter line is displayed stant Ch	vindows which cantal start position the right of the l lding 30. Due to following the hor vith a number lar /STRT1 (0x8411 1 Vertical Start 1V[7:0] ertical start position a catual position is treated as a sin d in order to mai paracter Height M	of Windo porizontal fippeline de zontal flyb ger than 2) Address ion of the is determ igle auto-h ntain accu lechanism	w 1 in OSI lyback pul elays, the ack time. otherwise window 1 ined by m eight char rate positio	D pixels (n se, is dete iirst usable For this re improper in constar ultiplying t acter pixe on relative	not video signal ermined by multiplying e start location is ason, we recommend operation may result not-height character his register value by I line, so multiple scar
Display Window	This lines cells the e	ster deter ls). The a register v roximately register b Start Add Start Add register of a (not vide start add start addd start addd start add start addd start add star	determines the crual post alue by 4 42 OSE e progra dress: determines bo scan I n charact ually be the Con	e horizor sition, to 4 and ad 0 pixels f mmed w Window es the V ter lines). The ter line is displayed stant Ch	vindows which cantal start position the right of the H Iding 30. Due to following the hor vith a number lar VSTRT1 (0x8411 1 Vertical Start 1V[7:0] ertical start position a catual position is treated as a sin d in order to mai	of Windo porizontal fippeline de zontal flyb ger than 2) Address ion of the is determ igle auto-h ntain accu lechanism	w 1 in OSI lyback pul elays, the ack time. otherwise window 1 ined by m eight char rate positio	D pixels (n se, is dete iirst usable For this re improper in constar ultiplying t acter pixe on relative	not video signal ermined by multiplying e start location is ason, we recommend operation may result not-height character his register value by I line, so multiple sca to the OSD character
Display Window	This lines cells the e	ster deter ls). The a register v roximately register b Start Add Start Add register of a (not vide start add start addd start addd start add start addd start add star	determines the crual post alue by 4 42 OSE e progra dress: determines be scan I n charact ually be the Con D windoo	e horizor sition, to 4 and ad 0 pixels f mmed w Window es the V ter lines). The ter line is displayed stant Ch	vindows which cantal start position the right of the l lding 30. Due to following the hor vith a number lar /STRT1 (0x8411 1 Vertical Start 1V[7:0] ertical start position a catual position is treated as a sin d in order to mai paracter Height M	of Windo porizontal fippeline de zontal flyb ger than 2) Address ion of the is determ igle auto-h ntain accu lechanism	w 1 in OSI lyback pul elays, the ack time. otherwise window 1 ined by m eight char rate positio section.)	D pixels (n se, is dete iirst usable For this re improper	not video signal ermined by multiplying e start location is ason, we recommend operation may result nt-height character his register value by I line, so multiple scal to the OSD characte er should be set so
Display Window	This lines cells the e	ster deter ls). The a register v roximately register b Start Add Start Add start Add start Add start Add start Add start Add dote: each size. See entire OS dress: DRH (0x8	determines the crual post alue by 4 42 OSE e progra dress: determines be scan I n charact ually be the Con D windoo	e horizor sition, to 4 and ad 0 pixels f mmed w Window es the V ter lines). The ter line is displayed stant Ch	vindows which cantal start position the right of the l lding 30. Due to following the hor vith a number lar /STRT1 (0x8411 1 Vertical Start 1V[7:0] ertical start position a catual position is treated as a sin d in order to mai paracter Height M	of Windo porizontal in pipeline de zontal flyb ger than 2) Address ion of the is determ gle auto-h ntain accu lechanism to.	w 1 in OSI lyback pul elays, the ack time. otherwise Window 1 ined by m eight char rate positi section.)	D pixels (n se, is dete iirst usable For this re improper in constar ultiplying t acter pixe on relative	not video signal ermined by multiplying e start location is ason, we recommend operation may result not-height character his register value by I line, so multiple scar to the OSD characte er should be set so

Contro	ol Reg	gister	Defini	tions	(Cont	ntinued)
Bits 8–	0	Thie	s register o	determin	es the st	starting address of Display Window 1 in the Display Page RAM. The
			-			ts Window 1 at the beginning of the Page RAM (0x8000). This first
	taSheet4	0.0011				ains the SL code for the first line of Display Window 1. This register is
					-	ws Window 1 to start anywhere in the Page RAM rather than just at
						s this points to in Page RAM must always contain the SL code for the
			line of the			
Bits 15-	-9	The	se bits are	e reserve	ed and s	should be set to zero.
Display V	Vindow 1	Column	Width:			
	С	OLWIDTI	H1B3 (0x8	8417)		COLWIDTH1B2 (0x8416)
				win	ndow 1 (Column Width - High Bytes
						COL[31:16]
	С	OLWIDTI	H1B1 (0x8	3415)		COLWIDTH1B0 (0x8414)
COLWIDTH1B1 (0x8415) Window 1						Column Width - Low Bytes
						COL[15:0]
Bits 31-	0	Tha	eo aro the		Window	
	-0	1				w 1 Column Width 2x Enable Bits. These thirty-two bits correspond to dow 1, respectively. A value of zero indicates the column will have
				-	-	" indicates the column will be twice as wide as normal (24 pixels). For
						Character Font pixel location will be displayed twice, in two
						ocations. The user should note that if more than 32 display characters
					•	a line, then all display characters after the first thirty-two will have
			nal width			
				(
Display V	Vindow 2	Horizon	tal Start A	Address	:	
					ŀ	HSTRT2 (0x8418)
				W	indow 2	2 Horizontal Start Address
						2H[7:0]
Bits 7–0	This re	egister de	termines t	he horiz	ontal sta	art position of Window 2 in OSD pixels (not video signal pixels). The actua
	positio	n, to the	right of the	e horizor	ntal flyba	ack pulse, is determined by multiplying this register value by 4 and adding
	30. Di	ie to pipe	ine delays	s, the fire	st usable	e start location is approximately 42 OSD pixels following the horizontal
	flybacl	k time. Fo	r this reas	son, we i	recomme	end this register be programmed with a number larger than 2, otherwise
	improp	er operat	ion may re	esult.		
Display V	Vindow 2	Vertical	Start Add	dress:		
						VSTRT2 (0x8419)
						v 2 Vertical Start Address
				,	window	2V[7:0]
						2 v[1.0]
Bits 7–0		-				position of Window 2 in constant-height character lines (not video scan by multiplying this register value by 2. (Note: each character line is treated
	as a s	ingle auto	-height ch	aracter	pixel line	e, so multiple scan lines may actually be displayed in order to maintain
	accura	ite positio	n relative	to the O	SD char	racter cell size. (See the Constant Character Height Mechanism section.)
	This re	egister sh	ould be se	et so the	entire O	OSD window is within the active video.
Display V	Vindow 2	Start Ac	ldress:			
	v	2STRTA	DRH (0x8	41R)		W2STRTADRL (0x841A)
	v	Reserv		(נוד		Window 2 Start Address
X X			X	x	X	
						2AD[8:0]
Bits 8–0	of 0x1	0 starts V			-	ress of Display Window 2 in the Display Page RAM. The power-on default of the Page RAM (0x8100). This location always contains the SL code for
	1					

Control Register Definitions (Continued)

Bits 15–9 These bits are reserved and should be set to zero.

Display Window 2 Column Width:

		TH2B3 (0x8	41F)	COLWIDTH2B	2 (0x841E)
			Window 2 Column	Width - High Bytes	
			COL[;	31:16]	
	COLWID	TH2B1 (0x8	41D)	COLWIDTH2B	0 (0x841C)
			Window 2 Column	Width - Low Bytes	
			COL	[15:0]	
Bits 31–0	These are the	e Display Wir	ndow 2 Column Width 2x	Enable Bits. These thirty-two bits	correspond to columns 31–0
				indicates the column will have non	-
	value of one i	ndicates the	column will be twice as	wide as normal (24 OSD pixels). Fe	or the double wide case, eac
		•		e, in two consecutive horizontal pix	
				ogrammed to reside on a line, then	all display characters after
	the first thirty-	two will have	e normal width (12 pixels).	
Fade In/Fa	de Out Interva	al Register:			
	Г		FADE INT	/L (0x8429)	
	F	Ve	rtical Interval	Horizontal Interval	
	F	V	_INTVL[3:0]	H_INTVL[3:0]	
Bits 7–4		hese three bi rection.	ts determine the interval	for fading in or fading out the OSE) window in the vertical
Bits 3–0		hese three bi rection.	ts determine the interval	for fading in or fading out the OSE) window in the horizontal
	-	terface	Registers		
Pre-An Blue Chan	-	terface	Registers		
	-	terface		RL (0x8430)	
	-	Res'd	BGAINCTF	RL (0x8430) Blue Gain	
	-		BGAINCTF		
	inel Gain:	Res'd X	BGAINCTF	Blue Gain	nly the blue channel
Blue Chan	inel Gain: 	Res'd X his register d	BGAINCTF	Blue Gain BG[6:0] e blue video channel. This affects c	nly the blue channel
Blue Chan	Inel Gain:	Res'd X his register d hereas the c	BGAINCTF	Blue Gain BG[6:0] e blue video channel. This affects c	nly the blue channel
Blue Chan Bits 6–0 Bit 7	Inel Gain:	Res'd X his register d hereas the c	BGAINCTF	Blue Gain BG[6:0] e blue video channel. This affects c	nly the blue channel
Blue Chan Bits 6–0 Bit 7	Inel Gain:	Res'd X his register d hereas the c	BGAINCTF etermines the gain of the ontrast register (0x8433) should be set to zero.	Blue Gain BG[6:0] e blue video channel. This affects c	nly the blue channel
Blue Chan Bits 6–0 Bit 7	Inel Gain:	Res'd X his register d hereas the c	BGAINCTF etermines the gain of the ontrast register (0x8433) should be set to zero. GGAINCTF	Blue Gain BG[6:0] e blue video channel. This affects of affects all channels.	nly the blue channel
Blue Chan Bits 6–0 Bit 7	Inel Gain:	Res'd X his register d hereas the c eserved and	BGAINCTF etermines the gain of the ontrast register (0x8433) should be set to zero. GGAINCTF	Blue Gain BG[6:0] e blue video channel. This affects of affects all channels. RL (0x8431)	Inly the blue channel
Blue Chan Bits 6–0 Bit 7	annel Gain:	Res'd X his register d hereas the c eserved and Res'd X	BGAINCTF etermines the gain of the ontrast register (0x8433) should be set to zero. GGAINCTF	Blue Gain BG[6:0] e blue video channel. This affects of affects all channels. RL (0x8431) Green Gain	
Blue Chan Bits 6–0 Bit 7 Green Cha	annel Gain:	Res'd X X Image: second se	BGAINCTF etermines the gain of the ontrast register (0x8433) should be set to zero. GGAINCTF	Blue Gain BG[6:0] e blue video channel. This affects of affects all channels. RL (0x8431) GG[6:0] e green video channel. This affects	
Blue Chan Bits 6–0 Bit 7 Green Cha	annel Gain:	Res'd X his register d hereas the c eserved and A Res'd X his register d hereas the c	BGAINCTF etermines the gain of the ontrast register (0x8433) should be set to zero. GGAINCTF G etermines the gain of the	Blue Gain BG[6:0] e blue video channel. This affects of affects all channels. RL (0x8431) GG[6:0] e green video channel. This affects	
Blue Chan Bits 6–0 Bit 7 Green Cha	annel Gain:	Res'd X his register d hereas the c eserved and A Res'd X his register d hereas the c	BGAINCTF etermines the gain of the ontrast register (0x8433) should be set to zero. GGAINCTF G etermines the gain of the ontrast register (0x8433)	Blue Gain BG[6:0] e blue video channel. This affects of affects all channels. RL (0x8431) GG[6:0] e green video channel. This affects	
Blue Chan Bits 6–0 Bit 7 Green Cha Bits 6–0 Bits 7	annel Gain:	Res'd X his register d hereas the c eserved and A Res'd X his register d hereas the c	BGAINCTF etermines the gain of the ontrast register (0x8433) should be set to zero. GGAINCTF G etermines the gain of the ontrast register (0x8433) should be set to zero.	Blue Gain BG[6:0] e blue video channel. This affects of affects all channels. RL (0x8431) GG[6:0] e green video channel. This affects affects all channels.	
Blue Chan Bits 6–0 Bit 7 Green Cha Bits 6–0 Bits 7	annel Gain:	Res'd X his register d hereas the c eserved and A Res'd X his register d hereas the c	BGAINCTF etermines the gain of the ontrast register (0x8433) should be set to zero. GGAINCTF G etermines the gain of the ontrast register (0x8433) should be set to zero. RGAINCTF	Blue Gain BG[6:0] e blue video channel. This affects of affects all channels. RL (0x8431) GG[6:0] e green video channel. This affects	

Bits 6–0	-		gain of the red video c (0x8433) affects all ch	hannel. This affects only the red channel				
www.DataSheet4U.co Bit 7		and should be set						
Contrast Control:	[
		C	ONTRCTRL (0x8433)					
	Res'd		Contrast					
	Х		CG[6:0]					
Bits 6–0	This register determines the contrast gain and affects all three channels, blue, red and green.							
Bit 7		and should be set						
DAC 1 Output Level:								
DAG I Gulpul Level.	[
			AC1CTRL (0x8434) AC 1 Output Level					
		L	BC[7:0]					
			00[7:0]					
Bits 7–0	-			ull-scale output is determined by bit 5 of the				
	DAC Confi	g, OSD Contrast &	DC Offset Register.					
DAC 2 Output Level:								
·			AC2CTRL (0x8435)					
			AC 2 Output Level					
			GC[7:0]					
Bits 7–0	-			ull-scale output is determined by bit 5 of the				
	DAC Confi	g, OSD Contrast &	DC Offset Register.					
DAC 3 Output Level:								
		D	AC3CTRL (0x8436)					
			AC 3 Output Level					
			RC[7:0]					
Bits 7–0	•			ull-scale output is determined by bit 5 of the				
	DAC Confi	g, OSD Contrast &	DC Offset Register (0	18438).				
DAC 4 Output Level:								
		D	AC4CTRL (0x8437)					
		C	AC 4 Output Level					
			BA[7:0]					
Pito 7 0		ar datarminas the		subsut of this DAC can be cooled and minut				
Bits 7–0	•		•	butput of this DAC can be scaled and mixed 6 of the DAC Config, OSD Contrast & DC				
	Offset Reg	-	as determined by bit	o of the DAC coning, CSD contrast & DC				
DAC Config, OSD Co	ntrast & DC	Offset:		ı				
			COSDDCOFF (0x8438					
	Res'd	DAC Options	OSD Contrast	DC Offset				
	Х	DCF[1:0]	OSD[1:0]	DC[2:0]				
				utputs, blue, red and green.				
Bits 2–0	These deta	ermine the DC offe	et of the three video o	JIDUIS, DILLE, red and dreen				

Bit 5		When this bit is a 0, the full-scale outputs of DACs 1–3 are 0.5V to 4.5V. When it is a 1, the									
taSheet4U.co	om	-	-scale level is		-						
Bit 6			nen this bit is a 50% and add					ien it is a	1, the	DAC 4 ou	tput is scaled
Bit 7			served and sh								
Global Vid	leo Co	ntrol									
					GLOBALC		130)				
		-					Bank	Power	Blan	k	
			X X	X	X	Х	X	PS	BV	_	
				I]	
Bit 0			nen this bit is a inked.	a 1, the vio	deo outputs	are blank	ked (set to	black lev	el). Wh	en it is a (), video is not
Bit 1			nen this bit is a		•				ıt down	for low po	ower
Dite 7 0		-	nsumption. Wh	nen it is a	0, the anal	og section	s are enat	oled.			
Bits 7–3		Не	served.								
Auxiliary C	Contro	l:									
	ſ				AUXCTR	L (0x8434	A)				
		Reserve	d Horiz	zontal Bla	nk Positio	n	H. Blanl	Rese	erved	H Blnk	
	[Х		HBPOS	6[30]		HBPOS_E	N I	X	HBD	
Bit 0			on this hit is a	a 0 tha ha		nking inn	it at nin 2/	ic actor	to the	vidoo outr	outs to provide
Dit U							-	-			-
Bit 1		horizontal blanking. When it is a 1, the horizontal blanking at the outputs is disabled. Reserved									
Bit 2		When this bit is a 1, the position of the Horizontal Blanking pulse can be programmably varied									
		relative to the horizontal flyback in number of pixels. When this bit is a 0, which is by default, the									
			ative to the ho	rizontal fly	back in nu	mber of pi	xels. Whe	n this bit		-	-
		ho	ative to the ho rizontal blankir	orizontal fly ng pulse p	back in nu osition will	mber of pi not be pro	xels. Whe ogrammabl	n this bit e.	is a 0, v	which is by	/ default, the
Bits 6–3		ho Th	ative to the ho rizontal blankir ese 4 bits dete	rizontal fly ng pulse p ermine the	back in nu osition will position of	mber of pi not be pro	xels. Whe ogrammabl	n this bit e.	is a 0, v	which is by	/ default, the
		ho Th flyt	ative to the ho rizontal blankir ese 4 bits dete back in numbe	rizontal fly ng pulse p ermine the	back in nu osition will position of	mber of pi not be pro	xels. Whe ogrammabl	n this bit e.	is a 0, v	which is by	/ default, the
Bits 6–3 Bit 7		ho Th flyt	ative to the ho rizontal blankir ese 4 bits dete	rizontal fly ng pulse p ermine the	back in nu osition will position of	mber of pi not be pro	xels. Whe ogrammabl	n this bit e.	is a 0, v	which is by	/ default, the
		ho Th flyt	ative to the ho rizontal blankir ese 4 bits dete back in numbe	rizontal fly ng pulse p ermine the	back in nu osition will position of	mber of pi not be pro	xels. Whe ogrammabl	n this bit e.	is a 0, v	which is by	/ default, the
Bit 7		ho Th flyt	ative to the ho rizontal blankir ese 4 bits dete back in numbe	rizontal fly ng pulse p ermine the er of pixels	back in nu osition will position of	mber of pi not be pro f the Horiz	xels. When ogrammabl ontal Blan	n this bit e.	is a 0, v	which is by	/ default, the
Bit 7		ho Th flyt	ative to the ho rizontal blankir ese 4 bits dete back in numbe served	rizontal fly ng pulse p ermine the er of pixels	back in nu osition will position of	mber of pi not be pro f the Horiz	xels. When ogrammabl ontal Blan	h this bit e. king Puls	e with r	which is by	/ default, the
Bit 7		ho Th flyt Re	ative to the ho rizontal blankin ese 4 bits dete back in numbe served PLL Auto Mode	rizontal fly ng pulse p ermine the er of pixels F Clamp	back in nui osition will position of PLLFREQR Res'd	mber of pi not be pro f the Horiz	xels. When ogrammabl ontal Blan (3E) VBlank	h this bit e. king Puls	e with r PLL e-calibi	which is by espect to	/ default, the
Bit 7		ho Th flyt Re	ative to the ho rizontal blankir ese 4 bits dete back in numbe served	rizontal fly ng pulse p ermine the er of pixels F	back in nui osition will position of PLLFREQR	mber of pi not be pro f the Horiz	xels. When ogrammabl ontal Blan I3E)	h this bit e. king Puls	e with r	which is by espect to	/ default, the
Bit 7	e: [ho Th flyt Res'd X	ative to the ho rizontal blankin ese 4 bits dete back in numbe served PLL Auto Mode	rizontal fly ng pulse p ermine the er of pixels F Clamp CLMP	back in nui osition will position of PLLFREQR Res'd X	mber of pi not be pro f the Horiz NG (0x84 OSD OOR	xels. When ogrammabl ontal Blan 3E) VBlank VBL	h this bit e. king Puls	e with r PLL e-calibi	which is by espect to	/ default, the
Bit 7 PLL Range	e: 	ho Th flyt Res'd X ese bits n is is the V	ative to the ho rizontal blankin ese 4 bits dete back in number served PLL Auto Mode PLL_AUTO nust be set to /ertical Blankin	rizontal fly ng pulse p ermine the er of pixels F Clamp CLMP 0 to pre-ca ng register	back in nur osition will position of PLLFREQR Res'd X alibrate the . When this	Mber of pi not be pro i the Horiz NG (0x84 OSD OOR PLL Auto s bit is a 1	xels. When ogrammabl ontal Blan (3E) VBlank VBL feature. , vertical b	h this bit e. king Puls	PLL PFR[1:	which is by respect to ration 0]	/ default, the the horizontal
Bit 7 PLL Range Bits 1–0 Bit 2	e: 	Res'd X is is the V t to a 0, th	ative to the ho rizontal blankin ese 4 bits dete back in numbe served PLL Auto Mode PLL_AUTO nust be set to /ertical Blankin ne video outpu	rizontal fly ng pulse p ermine the er of pixels F Clamp CLMP 0 to pre-ca ng register tts do not l	back in nur osition will position of 	mber of pi not be pro the Horiz NG (0x84 OSD OOR PLL Auto bit is a 1 al blanking	xels. When ogrammabl ontal Blan 3E) VBlank VBL feature. , vertical b g.	h this bit e. king Puls	PLL PFR[1: gated	which is by respect to ration 0] to the vide	y default, the the horizontal
Bit 7 PLL Range Bits 1–0	e: Th Th Set Th	Res'd X is is the V is is the C	ative to the ho rizontal blankin ese 4 bits dete back in numbe served PLL Auto Mode PLL_AUTO nust be set to /ertical Blankin ne video outpu DSD override to	rizontal fly ng pulse p ermine the er of pixels F Clamp CLMP 0 to pre-ca ng register its do not l pit. This sh	back in nur osition will position of PLLFREQR Res'd X alibrate the . When this have vertic ould be se	Mber of pi not be pro the Horiz NG (0x84 OSD OOR PLL Auto bit is a 1 al blanking t to 0 for r	xels. When ogrammabl ontal Blan (3E) VBlank VBL feature. , vertical b g. normal ope	Provention of the set	PLL PLL PFR[1: gated /hen se	espect to ation o to the vide t to a 1, th	y default, the the horizontal
Bit 7 PLL Range Bits 1–0 Bit 2	e: Th Th Set Th are	Res'd X to a 0, th is is the C e disconne	ative to the ho rizontal blankin ese 4 bits dete back in numbe served PLL Auto Mode PLL_AUTO nust be set to /ertical Blankin he video outpu DSD override t ected and OSI	rizontal fly ng pulse p ermine the er of pixels F Clamp CLMP 0 to pre-ca ng register its do not l pit. This sh D only is d	back in nur osition will position of PLLFREQF Res'd X alibrate the . When this have vertic. ould be se isplayed. T	mber of pi not be pro- i the Horiz ING (0x84 OSD OOR PLL Auto s bit is a 1 al blanking t to 0 for r his is use	xels. When ogrammabl ontal Blan (3E) VBlank VBL feature. , vertical b g. normal ope ful for the	a this bit e. king Puls Pre lanking is ration. W DSD disp	PLL PFR[1] gated /hen se	which is by espect to ation 0] to the vide t to a 1, th special cor	y default, the the horizontal
Bit 7 PLL Range Bits 1–0 Bit 2 Bit 3	e: Th Th Set Th are "No	Res'd X Ese bits n is is the V t to a 0, th is is the C e disconne o Signal"	ative to the ho rizontal blankin ese 4 bits dete back in number served PLL Auto Mode PLL_AUTO nust be set to /ertical Blankin he video outpu DSD override to ected and OSI and "Input Sig	rizontal fly ng pulse p ermine the er of pixels F Clamp CLMP 0 to pre-ca ng register uts do not l pit. This sh D only is d nal Out of	back in nur osition will position of	mber of pi not be pro- i the Horiz ING (0x84 OSD OOR PLL Auto s bit is a 1 al blanking t to 0 for r his is use	xels. When ogrammabl ontal Blan (3E) VBlank VBL feature. , vertical b g. normal ope ful for the	a this bit e. king Puls Pre lanking is ration. W DSD disp	PLL PFR[1] gated /hen se	which is by espect to ation 0] to the vide t to a 1, th special cor	y default, the the horizontal
Bit 7 PLL Range Bits 1–0 Bit 2 Bit 3 Bit 4	e: Th Th Sei Th are "No	Res'd X Ese bits n is is the V t to a 0, th is is the C e disconne o Signal" served ar	ative to the ho rizontal blankin ese 4 bits dete back in number served PLL Auto Mode PLL_AUTO nust be set to /ertical Blankin he video outpu DSD override to ected and OSI and "Input Sig nd should be s	rizontal fly ng pulse p ermine the er of pixels	back in nur osition will position of	Mber of pi not be pro- i the Horiz NG (0x84 OSD OOR PLL Auto bit is a 1 al blanking t to 0 for r his is use o avoid see	xels. When ogrammabl ontal Blan (3E) VBlank VBL feature. , vertical b g. normal ope ful for the eing unsyn	an this bit e. king Puls Pro lanking is ration. W DSD disp chronized	PLL PLL PFR[1: gated /hen se blay of s	which is by respect to ration 0] to the vide t to a 1, th special cor	y default, the the horizontal
Bit 7 PLL Range Bits 1–0 Bit 2 Bit 3	e: Th Th Set Th are "Ne Re Th	Res'd X Ese bits n is is the V t to a 0, th is is the C e disconne o Signal" served ar is is the C	ative to the ho rizontal blankin ese 4 bits dete back in number served PLL Auto Mode PLL_AUTO nust be set to /ertical Blankin he video outpu DSD override to ected and OSI and "Input Sig nd should be s	rizontal fly ng pulse p ermine the er of pixels Clamp CLMP 0 to pre-cang register its do not l oit. This sh D only is d nal Out of set to zero. bit. When	back in num osition will position of PLLFREQR Res'd X alibrate the . When this have vertice ould be se isplayed. T Range", to set to a 0,	Mber of pi not be pro- i the Horiz NG (0x84 OSD OOR PLL Auto bit is a 1 al blanking t to 0 for r his is use o avoid see	xels. When ogrammabl ontal Blan (3E) VBlank VBL feature. , vertical b g. normal ope ful for the eing unsyn	an this bit e. king Puls Pro lanking is ration. W DSD disp chronized	PLL PLL PFR[1: gated /hen se blay of s	which is by respect to ration 0] to the vide t to a 1, th special cor	y default, the the horizontal
Bit 7 PLL Range Bits 1–0 Bit 2 Bit 3 Bit 4	e: Th Th Set Th are "No Re Th a 1	Res'd X Rese bits n is is the V t to a 0, th is is the C o Signal" served ar is is the C l, the exp	ative to the ho rizontal blankin ese 4 bits dete back in numbe served PLL Auto Mode PLL_AUTO nust be set to retrical Blankin the video output DSD override to ected and OSI and "Input Sig and should be set Clamp Polarity	rizontal fly ng pulse p ermine the er of pixels Clamp CLMP 0 to pre-ca ng register tts do not l pit. This sh D only is d nal Out of set to zero. bit. When negative g	back in num osition will position of PLLFREQF Res'd X alibrate the . When this have vertic sould be se isplayed. T Range", to set to a 0, going.	mber of pi not be pro- i the Horiz NG (0x84 OSD OOR PLL Auto bit is a 1 al blanking t to 0 for r his is use avoid sea the LM12	xels. When ogrammabl ontal Blan (3E) VBlank VBL feature. , vertical b g. normal ope ful for the bing unsyn (36 expects)	a this bit e. king Puls Pre lanking is ration. W DSD disp chronized s a positiv	PLL PFR[1] g gated /hen se blay of s d video. //e goin	which is by respect to ration 0] to the vide t to a 1, th special cor g clamp pu	v default, the the horizontal eo outputs. Wh e video output nditions such a ulse. When set
Bit 7 PLL Range Bits 1–0 Bit 2 Bit 3 Bit 4 Bit 5	e: Th Th Set Th are "No Re Th a 1 Wh	Res'd X Rese bits n is is the V t to a 0, th is is the C o Signal" served ar is is the C l, the exp	ative to the ho rizontal blankin ese 4 bits dete back in number served PLL Auto Mode PLL_AUTO nust be set to /ertical Blankin he video outpu DSD override to ected and OSI and "Input Sig nd should be so Clamp Polarity ected pulse is it is set, the P	rizontal fly ng pulse p ermine the er of pixels Clamp CLMP 0 to pre-ca ng register tts do not l pit. This sh D only is d nal Out of set to zero. bit. When negative g	back in num osition will position of PLLFREQF Res'd X alibrate the . When this have vertic sould be se isplayed. T Range", to set to a 0, going.	mber of pi not be pro- i the Horiz NG (0x84 OSD OOR PLL Auto bit is a 1 al blanking t to 0 for r his is use avoid sea the LM12	xels. When ogrammabl ontal Blan (3E) VBlank VBL feature. , vertical b g. normal ope ful for the bing unsyn (36 expects)	a this bit e. king Puls Pre lanking is ration. W DSD disp chronized s a positiv	PLL PFR[1] g gated /hen se blay of s d video. //e goin	which is by respect to ration 0] to the vide t to a 1, th special cor g clamp pu	v default, the the horizontal eo outputs. Wh e video output nditions such a ulse. When set

Pre-Amplifier Interface Registers (Continued)

Software Reset and Test Control:

www.DataSheet	4U.com			SRTSTCTF	RL (0x843F))		
	Res'd				Reserved			Reset
	Х	AID	Х	Х	Х	Х	Х	SRST

Bit 0	When this bit is a 1, all registers except this one are loaded with their default values. All operations are aborted, except data transfers in progress on the l ² C compatible bus. This bit clears itself when the reset is complete.
Bits 5–1	Reserved and should be set to zero.
Bit 6	This bit disables the register Auto-Increment feature of the I ² C compatible protocol. When set to a 1,
	Auto-Increment is disabled and when a 0, AI is enabled.
Bit 7	Reserved and should be set to zero.

Attribute Table and Enhanced Features

Each display character and SL in the Display Page RAM will have a 4-bit Attribute Table entry associated with it. The user should note that two-color display characters and four-color display characters use two different Attribute Tables, effectively providing 16 attributes for two-color display characters and 16 attributes for four-color display characters.

For two-color characters, the attribute contains the code for the 9-bit foreground color (Color 1), the code for the 9-bit background color (Color 0), and the character's enhanced features (Button Box, Blinking, Heavy Box, Shadowing, Bordering, etc.).

For four-color characters, the attribute contains the code for the 9-bit Color 0, the code for the 9-bit Color 1, the code for the 9-bit Color 2, the code for the 9-bit Color 3, and the character's enhanced features (Button Box, Blinking, Heavy Box, Shadowing, Bordering, etc.).

TWO COLOR ATTRIBUTE FORMAT

The address range for an attribute number, $0 \leq n \leq 15,$ is provided in Table 26.

	ATT2C3n (0x8443+n*4) ATT2C2n (0x8442+n*4)											
				Reser	ved					Enhanced Featu	re	Color 1 -
Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	EFB[3:0]		C1B[2:1]
		ATT	2C1n (0	x8441+n	*4)					ATT2C0n (0x8440+	n*4)	
Blue	C	Color 1 - Gi	een	Co	lor 1 - F	led	Co	lor 0 - E	Blue	Color 0 - Green	Co	lor 0 - Red
C2B0		C1G[2:0]			C1R[2:0]]		C0B[2:0]	C0G[2:0]		C0R[2:0]
Bits 8–0)	These nine 0.	e bits det	ermine t	he backę	ground c	olor (col	or1), wh	ich is di	splayed when the corres	ponding	OSD pixel is a
Bits 17-	-9	These nine 1.	e bits det	ermine t	ne foreg	round co	olor (colo	r2), whi	ch is dis	played when the corresp	onding	OSD pixel is a
Bits 21-	-18	These are features a			`	, ,				ature is applied to the di	splayed	character. The
Bits 31-	-22	Reserved	and shou	uld be se	t to zero							

TABLE 25	. Enhanced	Feature	Descriptions
----------	------------	---------	--------------

Bits 21–18	Feature Description
0000b	Normal Display
0001b	Blinking
0010b	Shadowing
0011b	Bordering
0100b	RESERVED
0101b	RESERVED
0110b	RESERVED
0111b	RESERVED
1000b	Raised Box
1001b	Blinking and Raised Box
1010b	Depressed Box
1011b	Blinking and Depressed Box

Attribute Table and Enhanced Features (Continued)

				TABL	E 25. En	hanced	Feature	e Descr	iptions	(Continu	ed)				
	6411		Bits 2	1–18			Fe	ature D	escripti	on					
	[4U.CO	m	110	0b	Heavy Raised Box										
			110	1b	Blinking	and He	avy Rai	sed Box	(1		
			111	0b	Heavy [Depress	ed Box						1		
			111	1b	Blinking	and He	avy Dep	ressed	Box				1		
		OR ATTRII s range fo			ımber, 0	≤ n ≤ 1	5, is pro	ovided i	n <i>Table</i>	26.					
		ATT	74C7n (0	x8507+n	*4)					ATT	4C6n (0)x8506+	n*4)		
						Reser	ved							Color 3-	
Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	C3B[2:1]	
	-	ATI	74C5n (0	x8505+n	i*4)					ATT	4C4n (0)x8504+	n*4)	-	
Blue	C	olor 3 - G	reen	Co	lor 3 - R	led	Co	lor 2 - Blue Color 2 - Green Color				lor 2 - Red			
C3B0		C3G[2:0]		C3R[2:0]			C2B[2:0]		(C2G[2:0]		C2R[2:0]	
		ATI	「4C3n (0	x8503+n	*4)					ATT	4C2n (0)x8502+	n*4)		
				Reser	ved			1		Er	nhanced	l Featur	es	Color 1 -	
Х	Х	X	Х	X	Х	Х	Х	Х	Х		EFB	[3:0]		C1B[2:1]	
		ATT	74C1n (0	x8501+n	ı*4)					ATT	4C0n (0)x8500+	n*4)		
Blue	С	olor 1 - G	reen	Co	lor 1 - R	led	Co	lor 0 -	Blue	Colo	or 0 - G	reen	Co	lor 0 - Red	
C1B0	C1G[2:0] C1R[2:0] C			C0B[2:0)]	C0G[2:0] C0R[2:0]									
Bits 8-0)	These nin	e bits det	termine c	color 0 w	hich is d	isplayed	when	the corre	sponding	g OSD p	oixel coc	le is 00b).	
Bits 17-	-9	These nine	e bits det	termine c	color 1 w	hich is d	isplayed	when	the corre	sponding	g OSD p	oixel coc	le is 01b).	
Bits 21-	-18	These are	the enha	anced fea	ature (EF) bits, w	hich de	termine	which fe	ature is	applied	to the d	isplayed	character. The	
		features a	nd their o	correspor	nding coo	des are :	shown ir	n <i>Table</i>	25.						
Bits 31-	-22	Reserved	and shou	uld be se	t to zero										
Bits 40-	-32	These nin	e bits det	termine c	color2, wl	hich is d	isplayed	when	the corre	sponding	g OSD p	ixel cod	le is 10b).	
Bits 49-	-41	These nin	e bits det	termine c	color3, wl	hich is d	isplayed	when	the corre	sponding	g OSD p	ixel cod	le is 11b).	
Bits 63-		Reserved													

TABLE 26. Attribute Tables and Corresponding Addresses

Attribute Number, n	Two-Color Attribute Table Address	Four-Color Attribute Table Address				
0000b	0x8440-0x8443	0x8500–0x8507				
0001b	0x8444-0x8447	0x8508-0x850F				
0010b	0x8448–0x844B	0x8510-0x8517				
0011b	0x844C-0x844F	0x8518-0x851F				
0100b	0x8450–0x8453	0x8520–0x8527				
0101b	0x8454–0x8457	0x8528-0x852F				
0110b	0x8458–0x845B	0x8530–0x8537				
0111b	0x845C-0x845F	0x8538-0x853F				
1000b	0x8460-0x8463	0x8540-0x8547				
1001b	0x8464-0x8467	0x8548-0x854F				
1010b	0x8468-0x846B	0x8550-0x8557				
1011b	0x846C-0x846F	0x8558-0x855F				
1100b	0x8470-0x8473	0x8560–0x8567				
1101b	0x8474–0x8477	0x8568-0x856F				
1110b	0x8478–0x847B	0x8570–0x8577				
1111b	0x847C-0x847F	0x8578–0x857F				

Attribute Table and Enhanced

Features (Continued)

BUTTON BOX FORMATION

The value of the most significant Enhanced Feature Bit (EFB3) determines when to draw the left, right, bottom and top sides of a Box. EFB1 denotes whether a box is raised or depressed, and EFB2 denotes whether the box is normal or "heavy". For normal boxes, the lowlight color is determined by the color code stored in the register EF2. For the heavy box feature, the lowlight is determined by the color code stored in register EF3. Boxes are created by a "pixel override" system that overwrites character cell pixel information with either the highlight color (EF1) or low light shadow (EF2 or EF3) of the box. Only the top pixel line of the character and the right edge of the character can be overwritten by the pixel override system.

To form a complete box, the left hand edge of a box is created by overwriting the pixels in the right most column of the preceding character to one being enclosed by the box. The bottom edge of a box is created by either—

- overwriting the pixels in the top line of the character below the character being enclosed by the box, or
- overwriting the pixels in the top line of the skipped lines below, in the case where skip lines are present below a boxed character.

Characters should be designed so that button boxes will not interfere with the character.

These are the limitations resulting from the button box formation methodology:

- No box may use the left most display character in the Display Window, or it will have no left side of the Box. To create a box around the left most displayed character, a transparent "blank" character must be used in the first character position. This character will not be visible on the screen, but allows the formation of the box.
- At least one skip line must be used beneath characters on the bottom row, if a box is required around any characters on this row in order to accommodate the bottom edge of the box.
- Skipped lines cannot be used within a box covering several rows.
- Irregular shaped boxes, (i.e., other than rectangular), may have some missing edges.

Operation of the Shadow Feature

The shadow feature is created as follows: As each 12-bit line in the character is called from ROM, the line immediately preceding it is also called and used to create a "pixel override" mask. Bits 11 through 1 of the preceding line are compared to bits 10 through 0 of the current character line. Each bit X in the current line is compared to bit X+1 in the preceding line (i.e., the pixel above and to the left of the current pixel). Note that bit 11 of the current line cannot be shadowed. A pixel override output mask is then created. When a pixel override output is 1 for a given pixel position, the color of that pixel must be substituted with the color code stored in the register EF3. Please see *Figure 25* for an example.




FIGURE 25. Operation of the Shadow Feature

Operation of the Bordering Feature

Borders are created in a similar manner to the shadows, using the pixel override system to overwrite pixel data with a pixel color set by EF3. However, instead of comparing just the previous line to the current line, all pixels surrounding a given pixel are examined.

The pixel override is created as follows: As each 12-bit line in the character is called from ROM, the character line immediately above and the line immediately below are also called. A "Pixel Override" output mask is then created by looking at all pixels surrounding the pixel. When a black override output is 1 for a given pixel position, X, the color of that pixel changed to the color code stored in the register EF3.

Because the shadowing relies upon information about the pixels surrounding any given pixel, the bordering system may not operate correctly for pixels in the perimeter of the character (line 0 and 17, columns 0 and 11).

Constant Character Height Mechanism

The CRT monitor scan circuits ensure that the height of the displayed image remains constant so the physical height of a single displayed pixel row will decrease as the total number of image scan lines increases. As the OSD character matrix has a fixed number of lines, C, (where C = 18), then the character height will reduce as the number of scan lines increase, assuming a constant image height. To prevent this, the OSD generator repeats some of the lines in the OSD character in order to maintain a constant height percentage of the vertical image size.

In the LM1247, an approximation method is used to determine which lines are repeated, and how many times each line is repeated. The constant character height mechanism will not decrease the OSD character matrix to less than 18 lines.

Display Window 1 to Display Window 2 Spacing


There is no required vertical spacing between Display Window 1 and Display Window 2, but they should not overlap. There must be a two-character horizontal space between Display Window 1 and Display Window 2 for proper operation of both windows or undefined results may occur. LM1236

Attribute Table and Enhanced

Features (Continued)


Evaluation Character Fonts

The character font for evaluation of the LM1236 is shown in *Figure 26*. The actual font will depend on customer customization requirements.



20075744

FIGURE 26. ROM Character Font



Character RAM and 4 DACs M1236 150 MHz I²C Compatible RGB Preamplifier with Internal 254 Character OSD ROM, 512