Spec. No. : C552N5 Issued Date : 2010.10.26 Revised Date :

Page No.: 1/10

# 300mA High PSRR Low Noise LDO LM1101N5

#### **General Description**

The LM1101N5 performs ultra low drop voltage, high power supply rejection ratio (PSRR), fast response, low noise linear regulator, and designed to continuously deliver up to 300mA output current. The LM1101N5 has wide adjustable output voltage range and high output accuracy to 1.5%. No by-pass capacitor is needed for this device and only  $1\mu F$  ceramic capacitor is required for stability in any loading conditions. It reduces the amount of board space necessary for power applications.

The other features include soft start, current limit protection, Power-On-Reset function, and over temperature protection. The LM1101N5 is available in SOT-23-5 package.

#### **Features**

- •Ultra Fast Response in Line/Load Transient
- •Wide VIN Range from 2.5V to 5.5V
- •Adjustable Output Voltage from 0.8V to 4.5V
- •Ultra Low Dropout Voltage: 200mV @300mA
- •High Power Supply Rejection Ratio
- ■70dB at 1kHz
- ■60dB at 10kHz

- •Ultra Low Output Noise Voltage 100µV(RMS)
- •Low Shutdown Current < 1μA
- •Only 1µF Ceramic Capacitor required for stability
- •Over Temperature Protection
- •Current Limit Protection
- •RoHS Compliant and 100% Lead (Pb)-Free


### **Applications**

- •Cellular Handsets
- •Battery-Powered Equipment
- •Laptop, Palmtops, Notebook Computers
- •Hand-Held Instruments
- •PCMCIA Cards
- Portable Information Applications

### **Ordering Information**

Part Number	Package	Shipping		
LM1101N5	SOT-23-5L (RoHS compliant package)	3000 pcs / Tape & Reel		

### **Pin Configuration**






Spec. No. : C552N5 Issued Date : 2010.10.26

Revised Date : Page No. : 2/10


## **Typical Application Circuit**



## **Pin Assignment**

Pin Name	Pin No.	Pin Function
EN	1	Chip Enable Input (Active high).
GND	2	Ground.
VIN	3	<b>Input Voltage</b> . This is the source input to the power device that supplies current to the output pin.
VOUT	4	<b>Output Voltage</b> . Vout is power output pin. An internal pull low resistance exists when the device is disabled. Minimum 1μF low ESR ceramic capacitor is required at this pin for stabilizing Vout voltage.
FB	5	<b>Feedback Voltage</b> . FB is the non-inverting input to the error amplifier. A resistor divider from the output to GND is used to set the regulation voltage as Vout= 0.8 * (1+R1/R2)(V). This pin has high impedance and should be kept from non-inverting input to noisy source to guarantee stable operation.

# **Function Block Diagram**





Spec. No. : C552N5 Issued Date : 2010.10.26

Revised Date : Page No. : 3/10

## Absolute Maximum Ratings (Note 1)

•V <sub>IN</sub> 0.3V to	o +6.0V
•Other Pins0.3V to (V.	(N+0.3V)
• Power Dissipation, PD @ TA = 25°C, SOT23-5 (Note 2)	0.4W
• Package Thermal Resistance, θJA, SOT23-5 (Note 2)	250°C/W
• Package Thermal Resistance, θ <sub>JC</sub> , SOT23-5 (Note 2)	25°C/W
• Junction Temperature	150°C
•Lead Temperature (Soldering, 10 sec.)	260°C
•Storage Temperature65°C	to 150°C
•ESD susceptibility (Note3)	
HBM (Human Body Mode) MM (Machine Mode)	2KV
MIM (Machine Mode)	<b>200V</b>

## **Recommended Operating Conditions (Note4)**

Supply Input Voltage, VIN	+2.5V to +5.5V
Junction Temperature	<b>−40°C to 125°C</b>
Ambient Temperature	40°C to 85°C

# **Electrical Characteristics** @ $V_{IN}=5V$ , $T_A=25^{\circ}C$ , unless otherwise specified

Parameter	Symbol	Test Conditions		Тур	Max	Units		
Supply Input Section								
Power Input Voltage	Vin	V <sub>OUT</sub> = V <sub>REF</sub>	2.5	-	5.5	V		
POR Threshold	VPORTH		-	2.0	2.4	V		
POR Hysteresis	VPORHYS		-	0.1	-	V		
Quiescent Current	IQ	V <sub>IN</sub> =V <sub>EN</sub> =5V, I <sub>OUT</sub> =0A	-	90	130	μΑ		
Shutdown Current	Isd	$V_{IN}=5V, V_{EN}=0V$	-	0.1	1	μΑ		
Output Voltage								
Output Voltage Accuracy	Vout	V <sub>IN</sub> =V <sub>EN</sub> =5V, I <sub>OUT</sub> =1mA	-1.5	-	1.5	%		
Line Regulation	Vout(Line)	2.5V <v<sub>IN&lt;5.0V, I<sub>OUT</sub>=1mA, V<sub>OUT</sub>=V<sub>REF</sub></v<sub>	1	1	0.2	%/V		
Load Regulation	Vout(load)	1mA <iout<300ma,vin=vout+0.5v< td=""><td>-</td><td>0.5</td><td>1</td><td>%/A</td></iout<300ma,vin=vout+0.5v<>	-	0.5	1	%/A		
Output Voltage Noise		10Hz to 100kHz, Couτ=1μF	-	100	-	$\mu V_{(RMS)}$		
		Iout=10mA,1kHz	1	70	ı			
Power Supply Rejection	PSRR	Iout=10mA,10kHz	-	60	-	dB		
Ratio		Iout=10mA,100kHz	-	40	•			
Dropout Voltage	VDROP	$I_{OUT}=300 \text{mA}, 2.5 \text{V} < V_{OUT} < 3.3 \text{V}$	-	200	300	mV		
Enable								
Enable High Level	VEN		1.4	ı	ı	V		
Disable Low Level	$V_{\mathrm{SD}}$		-	-	0.4	V		
Enable Input Current	IEN	V <sub>EN</sub> =5V or 0V	-1	0	1	μΑ		
Output Voltage Ramp Up Time			-	600	1	μs		



Spec. No. : C552N5 Issued Date : 2010.10.26

Revised Date : Page No. : 4/10

Parameter	Symbol Test Conditions		Min	Тур	Max	Units	
Over Current Protection	Over Current Protection						
OCP Threshold Level I <sub>OCP</sub> V <sub>IN</sub> =V <sub>EN</sub> =5V, V <sub>OUT</sub> =V <sub>REF</sub>				600	-	mA	
Thermal Protection							
Thermal Shutdown Temperature	Tsd	VIN=VEN=5V, IOUT=0A, VOUT=VREF	-	160	-	°C	
Thermal Shutdown Hysteresis	Tsdhys	VIN=VEN=5V, IOUT=0A, VOUT=VREF	-	30	-	°C	


- Note 1. Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
- Note 2.  $\theta$ JA is measured in the natural convection at TA=25°C on a low effective thermal conductivity test board (single layout, 1S) of JEDEC 51-3 thermal measurement standard.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.



Spec. No. : C552N5 Issued Date : 2010.10.26 Revised Date :

Page No. : 5/10

## **Typical Operating Characteristics**







Spec. No. : C552N5 Issued Date : 2010.10.26

Revised Date : Page No. : 6/10


#### Dropout Voltage v.s. Output Current




# On Resistance v.s. Input Voltage




#### Pull Low Resistance v.s. Input Voltage




#### Quiescent Current v.s. Input Voltage



#### Output Voltage Line Regulation



#### Enable/Disable v.s. Inptut Voltage







Spec. No. : C552N5 Issued Date : 2010.10.26

Revised Date : Page No. : 7/10


#### Output Voltage v.s. Temperature




#### Quiescent Current v.s. Temperature




#### Shutdown Current v.s. Temperature




### On Resistance v.s. Temperature



#### Enable/Disable v.s. Temperature



#### **PSRR**



Spec. No.: C552N5 Issued Date: 2010.10.26 Revised Date:

Page No.: 8/10

### **Functional Description**

#### **Enable Function**

LM1101 is enabled if the voltage of the EN pin is greater than 1.4V. If the voltage of the EN pin is less than 0.4V, the IC will be disabled.

#### **POR – Power ON Reset**

To let LM1101 start to operation, input voltage must be higher than its POR voltage even when EN voltage is pulled higher than enable high voltage. Typical POR voltage is 2.0V.

#### **VOUT Voltage Adjustment**

The Vout voltage of LM1101 can be adjusted by external voltage divider. Refer to typical application circuit, Vout voltage is calculated by the following equation:

$$V_{OUT} = (1 + \frac{R_1}{R_2}) \times 0.8V$$

#### **Over Current Limit Function**

LM1101 features over current limiting function which can limit its output current to 600mA.

#### **Input and Output Capacitor Selection**

For  $V_{IN}$  pin,  $1\mu F$  or larger ceramic capacitor is required to provide bypass path in transient current demand. Vout pin is also recommended to have  $1\mu F$  or larger ceramic capacitor to be stable and reduce the  $V_{OUT}$  voltage dip when fast loading transient is happened.

#### **Power Dissipation**

The max power depends on some conditions, including of thermal impedance, PCB layout, airflow, and so on. The max power dissipation can be calculated by the formula as below:

#### $P_{D(max)}=(T_{J(max)}-T_{A})/\theta_{JA}$

 $T_{J(max)}$  is the max junction temperature;  $\theta_{JA}$  is the thermal impedance from junction to ambient. The thermal impedance  $\theta_{JA}$  of SOT23-5 is package design and PCB design dependent.

For recommended specification of LM1101, the max junction temperature is 125 degree C. The  $\theta_{JA}$  of SOT23-5 is 250°C/W on the standard JEDEC 51-3 thermal test board. The max power dissipation (at 25°C ambient) can be calculated as below:

 $P_{D \text{ (max at 25°C)}} = (125^{\circ}\text{C} - 25^{\circ}\text{C}) / (250^{\circ}\text{C/W}) = 0.4\text{W}$ 




Spec. No. : C552N5 Issued Date : 2010.10.26

Revised Date : Page No. : 9/10

Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

### Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
−Temperature (T∟)	183°C	217°C
– Time (t∟)	60-150 seconds	60-150 seconds
Peak Temperature(T <sub>P</sub> )	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.


Note: All temperatures refer to topside of the package, measured on the package body surface.



Spec. No.: C552N5 Issued Date: 2010.10.26 Revised Date:

Revised Date : Page No. : 10/10

#### **SOT-25 Dimension**



#### \*:Typical

DIM	Millimeters		Inc	Inches		Millim	eters	Incl	hes
DIIVI	Min.	Max.	Min.	Max.	— DIM	Min.	Max.	Min.	Max.
Α	0.90	1.30	0.0354	0.0512	С	0.08	0.22	0.0031	0.0087
A1	0.00	0.15	0.0000	0.0059	D	2.90*		0.1142*	
В	2.8	30*	0.11	02*	Е	0.95*		0.0374*	
B1	1.6	60*	0.06	30*	F	-	1.45	-	0.0571
b	0.30	0.50	0.0118	0.0199	G	0.30	0.60	0.0118	0.0236

Notes: 1.Controlling dimension: millimeters.

2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material. 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

#### Material:

- Lead :Pure tin plated.
- Mold Compound : Epoxy resin family, flammability solid burning class:UL94V-0.

#### Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.