PRELIMINARY PRODUCT SPECIFICATION



Integrated Circuits Group U.com

# LH28F320BFHE-PBTLF1 Flash Memory 32Mbit (2Mbitx16)

(Model Number: LHF32FF1 Lead-free (Pb-free)

Spec. Issue Date: October 15, 2004 Spec No: EL16X114

		SPEC No.	EL16X114
		ISSUE:	$\frac{1}{10000000000000000000000000000000000$
;			
	S P E C I F	FICATIO	NS
	Product Type <u>3 2 M b</u>	it Flash Memory	
	L H 2 8 F 3 2	2 0 B F H E — P I	<b>3</b> T L F 1
	Model No. (I	_ H F 3 2 F F 1 )	
	If you have any objections, please	contact us before issuing purchasi	ng order.
	* This specifications contains 40 r	pages including the cover and appe	ndiv
	* Refer to LH28F320BF Series Ap		nuix.
~			
CUSTC	MERS ACCEPTANCE		
DATE:			
DV			
BY:		PRESENTED	
		BY: ha Maira	li
		M. NAWAKI	
		Dept. General Mar	ager
		<b>REVIEWED BY:</b>	PREPARED BY:
		ALL '	7 1
		R. Mitsuyanny	11. Inoue
		Product Development	Dept. II
		System-Flash Division	•
		Integrated Circuits Gr	-
		SHARP CORPORAT	ION

- SHARP
  - Handle this document carefully for it contains material protected by international copyright law. Any reproduction,<sup>40, com</sup> full or in part, of this material is prohibited without the express written permission of the company.
  - When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
    - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
      - Office electronics
      - Instrumentation and measuring equipment
      - Machine tools
      - Audiovisual equipment
      - Home appliance
      - Communication equipment other than for trunk lines
    - (2) Those contemplating using the products covered herein for the following equipment <u>which demands high</u> <u>reliability</u>, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
      - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
      - Mainframe computers
      - Traffic control systems
      - Gas leak detectors and automatic cutoff devices
      - Rescue and security equipment
      - Other safety devices and safety equipment, etc.
    - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
      - Aerospace equipment
      - Communications equipment for trunk lines
      - Control equipment for the nuclear power industry
      - Medical equipment related to life support, etc.
    - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
  - Please direct all queries regarding the products covered herein to a sales representative of the company.



CONTENTS

PAGE

#### www.DataSheet4U.com

### PAGE

48-Lead TSOP Pinout 3
Pin Descriptions 4
Simultaneous Operation Modes Allowed with Four Planes 5
Memory Map 6
Identifier Codes and OTP Address for Read Operation 7
Identifier Codes and OTP Address for Read Operation on Partition Configuration 7
OTP Block Address Map for OTP Program
Bus Operation
Command Definitions 10
Functions of Block Lock and Block Lock-Down 12
Block Locking State Transitions upon Command Write 12
Block Locking State Transitions upon WP# Transition
Status Register Definition

Extended Status Register Definition 15
Partition Configuration Register Definition 16
Partition Configuration 16
1 Electrical Specifications 17
1.1 Absolute Maximum Ratings 17
1.2 Operating Conditions 17
1.2.1 Capacitance 18
1.2.2 AC Input/Output Test Conditions 18
1.2.3 DC Characteristics 19
1.2.4 AC Characteristics - Read-Only Operations
1.2.5 AC Characteristics - Write Operations 25
1.2.6 Reset Operations 27
1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance
2 Related Document Information 29
3 Package and packing specification



### LH28F320BFHE-PBTLF1 32Mbit (2Mbit×16) Page Mode Dual Work Flash MEMORY

■ 32M density with 16Bit I/O Interface

- High Performance Reads
   80/35ns 8-Word Page Mode
- Configurative 4-Plane Dual Work
  - Flexible Partitioning
  - Read operations during Block Erase or (Page Buffer) Program
  - Status Register for Each Partition

#### Low Power Operation

- 2.7V Read and Write Operations
- $\bullet$   $V_{CCQ}$  for Input/Output Power Supply Isolation
- Automatic Power Savings Mode Reduces I<sub>CCR</sub> in Static Mode
- Enhanced Code + Data Storage
   5µs Typical Erase/Program Suspends
- OTP (One Time Program) Block
  - 4-Word Factory-Programmed Area
  - 4-Word User-Programmable Area
- High Performance Program with Page Buffer
  - 16-Word Page Buffer
  - + 5µs/Word (Typ.) at 12V  $V_{\ensuremath{PP}}$
- Operating Temperature -40°C to +85°C
- CMOS Process (P-type silicon substrate)

- Flexible Blocking Architecture
  - Eight 4K-word Parameter Blocks
  - Sixty-three 32K-word Main Blocks
  - Bottom Parameter Location
- Enhanced Data Protection Features
  - Individual Block Lock and Block Lock-Down with Zero-Latency
  - All blocks are locked at power-up or device reset.
  - Absolute Protection with  $V_{PP} \leq V_{PPLK}$
  - Block Erase, Full Chip Erase, (Page Buffer) Word Program Lockout during Power Transitions
- Automated Erase/Program Algorithms
  - 3.0V Low-Power 11µs/Word (Typ.) Programming
  - 12V No Glue Logic 9µs/Word (Typ.) Production Programming and 0.5s Erase (Typ.)
- Cross-Compatible Command Support
  - Basic Command Set
  - Common Flash Interface (CFI)
- Extended Cycling Capability
  - Minimum 100,000 Block Erase Cycles
- 48-Lead TSOP
- ETOX<sup>TM\*</sup> Flash Technology
- Not designed or rated as radiation hardened

The product, which is 4-Plane Page Mode Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at  $V_{CC}$ =2.7V-3.6V and  $V_{PP}$ =1.65V-3.6V or 11.7V-12.3V. Its low voltage operation capability greatly extends battery life for portable applications.

The product provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states. Furthermore, its newly configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as a unique number.

\* ETOX is a trademark of Intel Corporation.

www.DataSheet4U.com
---------------------

www.DataSheet4U.com

Figure 1. 48-Lead TSOP (Normal Bend) Pinout

3

om

		Table 1. Pin Descriptions   www.DataSheet4U.
Symbol	Туре	Name and Function
A <sub>0</sub> -A <sub>20</sub>	INPUT	ADDRESS INPUTS: Inputs for addresses. 32M: A <sub>0</sub> -A <sub>20</sub>
DQ <sub>0</sub> -DQ <sub>15</sub>	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code and partition configuration register code reads. Data pins float to high- impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high ( $V_{IH}$ ) deselects the device and reduces power consumption to standby levels.
RST#	INPUT	RESET: When low $(V_{IL})$ , RST# resets internal automation and inhibits write operations which provides data protection. RST#-high $(V_{IH})$ enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first).
WP#	INPUT	WRITE PROTECT: When WP# is $V_{IL}$ , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and not locked-down. When WP# is $V_{IH}$ , lock-down is disabled.
V <sub>PP</sub>	INPUT	$\begin{array}{c} \mbox{MONITORING POWER SUPPLY VOLTAGE: V_{PP} is not used for power supply pin.} \\ \mbox{With } V_{PP} \leq V_{PPLK}, \mbox{ block erase, full chip erase, (page buffer) program or OTP program cannot be executed and should not be attempted. \\ \mbox{Applying } 12V \pm 0.3V \mbox{ to } V_{PP} \mbox{ provides fast erasing or fast programming mode. In this mode, } V_{PP} \mbox{ is power supply pin. Applying } 12V \pm 0.3V \mbox{ to } V_{PP} \mbox{ during erase/program can only be done for a maximum of } 1,000 \mbox{ cycles on each block. } V_{PP} \mbox{ maximum. Use of this pin at } 12V \mbox{ beyond these limits may reduce block cycling capability or cause permanent damage.} \end{array}$
V <sub>CC</sub>	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$ , all write attempts to the flash memory are inhibited. Device operations at invalid $V_{CC}$ voltage (see DC Characteristics) produce spurious results and should not be attempted.
V <sub>CCQ</sub>	SUPPLY	INPUT/OUTPUT POWER SUPPLY (2.7V-3.6V): Power supply for all input/output pins.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC		NO CONNECT: Lead is not internally connected; it may be driven or floated.

www.DataSheet4U.com

				I							
			THEN 7	THE MO	DES ALL	OWED IN	THE OTH	HER PAP	RTITION I	S:	
IF ONE PARTITION IS:	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Full Chip Erase	Program Suspend	Hrace
Read Array	Х	X	Х	Х	X	Х		Х		Х	Х
Read ID/OTP	Х	X	Х	Х	Х	Х		Х		Х	X
Read Status	Х	X	Х	Х	Х	Х	Х	Х	Х	Х	Х
Read Query	Х	X	Х	Х	Х	Х		Х		Х	Х
Word Program	Х	X	Х	Х							Х
Page Buffer Program	Х	X	Х	Х							Х
OTP Program			Х								
Block Erase	Х	X	Х	Х							
Full Chip Erase			Х								
Program Suspend	Х	X	Х	Х							Х
Block Erase Suspend	Х	X	Х	Х	X	Х				Х	

Table 2. Simultaneous Operation Modes Allowed with Four  $Planes^{(1, 2)}$ 

NOTES:

1. "X" denotes the operation available.

2. Configurative Partition Dual Work Restrictions:

Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing. Commands must be written to an address within the block targeted by that command.

	0.000
www.DataSheet4U.q	om

				BLC	OCK NUMBER	ADDRESS RANGE
				38	32K-WORD	0F8000H - 0FFFFFH
				37	32K-WORD	0F0000H - 0F7FFFH
				36	32K-WORD	0E8000H - 0EFFFFH
				35	32K-WORD	0E0000H - 0E7FFFH
			PLANE	34	32K-WORD	0D8000H - 0DFFFFH
			TA	33	32K-WORD	0D0000H - 0D7FFFH
BLO	OCK NUMBER	ADDRESS RANGE		32	32K-WORD	0C8000H - 0CFFFFH
70	32K-WORD	1F8000H - 1FFFFFH	ÔR	31	32K-WORD	0C0000H - 0C7FFFH
69	32K-WORD	1F0000H - 1F7FFFH	(UNIFORM	30	32K-WORD	0B8000H - 0BFFFFH
68	32K-WORD	1E8000H - 1EFFFFH	E I	29	32K-WORD	0B0000H - 0B7FFFH
67	32K-WORD	1E0000H - 1E7FFFH	BE	28	32K-WORD	0A8000H - 0AFFFFH
ΞG 66	32K-WORD	1D8000H - 1DFFFFH	PLANE	27	32K-WORD	0A0000H - 0A7FFFH
PLANE3 (UNIFORM PLANE) 99 90 90 90 90 90 90 90 90 90	32K-WORD	1D0000H - 1D7FFFH		26	32K-WORD	098000H - 09FFFFH
$\mathbf{\tilde{E}}^{64}$	32K-WORD	1C8000H - 1CFFFFH		25	32K-WORD	090000H - 097FFFH
80 63	32K-WORD	1C0000H - 1C7FFFH		24	32K-WORD	088000H - 08FFFFH
Z 62	32K-WORD	1B8000H - 1BFFFFH		23	32K-WORD	080000H - 087FFFH
<b>D</b> 61	32K-WORD	1B0000H - 1B7FFFH				-
60 NE	32K-WORD	1A8000H - 1AFFFFH		22	32K-WORD	078000H - 07FFFFH
<b>F</b> 59	32K-WORD	1A0000H - 1A7FFFH		21	32K-WORD	070000H - 077FFFH
58	32K-WORD	198000H - 19FFFFH		20	32K-WORD	068000H - 06FFFFH
57	32K-WORD	190000H - 197FFFH			32K-WORD	060000H - 067FFFH
56	32K-WORD	188000H - 18FFFFH			32K-WORD	058000H - 05FFFFH
55	32K-WORD	180000H - 187FFFH		17	32K-WORD	050000H - 057FFFH
				16	32K-WORD	048000H - 04FFFFH
54	32K-WORD	178000H - 17FFFFH	ER PLANE)	15	32K-WORD	040000H - 047FFFH
53	32K-WORD	170000H - 177FFFH		14	32K-WORD	038000H - 03FFFFH
52	32K-WORD	168000H - 16FFFFH		13	32K-WORD	030000H - 037FFFH
-	32K-WORD	160000H - 167FFFH	<b>1ETER</b>	12	32K-WORD	028000H - 02FFFFH
G SO	32K-WORD	158000H - 15FFFFH		11	32K-WORD	020000H - 027FFFH
49 49	32K-WORD	150000H - 157FFFH	(PARAN	10	32K-WORD	018000H - 01FFFFH
20 49 49 47 47 46 45 47 46 45 47 46 45 47 46 45 45 45 45 45 45 45 45 45 45 45 45 45	32K-WORD	148000H - 14FFFFH		9	32K-WORD	010000H - 017FFFH
<b>Y</b> 47	32K-WORD	140000H - 147FFFH	NE NE	8	32K-WORD	008000H - 00FFFFH
HZ 46	32K-WORD	138000H - 13FFFFH	PLANE0		4K-WORD	007000H - 007FFFH
	32K-WORD	130000H - 137FFFH			4K-WORD	006000H - 006FFFH
$\frac{1}{2}$ 44	32K-WORD	128000H - 12FFFFH		5	4K-WORD	005000H - 005FFFH
<b>DLANE2</b>	32K-WORD	120000H - 127FFFH		4	4K-WORD	004000H - 004FFFH
42	32K-WORD	118000H - 11FFFFH		3	4K-WORD	003000H - 003FFFH
41	32K-WORD	110000H - 117FFFH		2	4K-WORD	002000H - 002FFFH
40	32K-WORD	108000H - 10FFFFH		1	4K-WORD	001000H - 001FFFH
39	32K-WORD	100000H - 107FFFH		0	4K-WORD	000000H - 000FFFH

Figure 2. Memory Map (Bottom Parameter)

www.DataSheet4U.com

Rev. 2.44

#### Table 3. Identifier Codes and OTP Address for Read Operation

	Code	Address [A <sub>15</sub> -A <sub>0</sub> ]	Data [DQ <sub>15</sub> -DQ <sub>0</sub> ]	Notes
Manufacturer Code	Manufacturer Code	0000H	00B0H	1
Device Code	Bottom Parameter Device Code	0001H	00B5H	1, 2
Block Lock Configuration	Block is Unlocked		$DQ_0 = 0$	3
Code	Block is Locked	Block	$DQ_0 = 1$	3
	Block is not Locked-Down	Address + 2	$DQ_1 = 0$	3
	Block is Locked-Down		DQ <sub>1</sub> = 1	3
Device Configuration Code	Partition Configuration Register	0006H	PCRC	1, 4
OTP	OTP Lock	0080H	OTP-LK	1, 5
	OTP	0081-0088H	OTP	1, 6

NOTES:

1. The address A<sub>20</sub>-A<sub>16</sub> are shown in below table for reading the manufacturer code, device code, device configuration code and OTP data.

- 2. Bottom parameter device has its parameter blocks in the plane0 (The lowest address).
- 3. Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes/OTP command (90H) has been written.
- $DQ_{15}$ - $DQ_2$  are reserved for future implementation.
- 4. PCRC=Partition Configuration Register Code.
- 5. OTP-LK=OTP Block Lock configuration.
- 6. OTP=OTP Block data.

Partition C	Configuration l	Register <sup>(2)</sup>	Address (32M-bit device)
PCR.10	PCR.9	PCR.8	[A <sub>20</sub> -A <sub>16</sub> ]
0	0	0	00H
0	0	1	00H or 08H
0	1	0	00H or 10H
1	0	0	00H or 18H
0	1	1	00H or 08H or 10H
1	1	0	00H or 10H or 18H
1	0	1	00H or 08H or 18H
1	1	1	00H or 08H or 10H or 18H

Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration<sup>(1)</sup> (32M-bit device)

#### NOTES:

1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).

2. Refer to Table 12 for the partition configuration register.

www.DataSheet4U.com

000088H	
	Customer Programmable Area
000085H	
000084H	
	Factory Programmed Area
000081H	
	Reserved for Future Implementation

Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

9

Table 5. Bus $Operation^{(1,2)}$										
Mode	Notes	RST#	CE#	OE#	WE#	Address	V <sub>PP</sub>	DQ <sub>0-15</sub>		
Read Array	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	D <sub>OUT</sub>		
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	High Z		
Standby		V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	Х	High Z		
Reset	3	V <sub>IL</sub>	Х	Х	Х	Х	Х	High Z		
Read Identifier Codes/OTP	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Table 3 and Table 4	Х	See Table 3 and Table 4		
Read Query	6,7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Appendix	Х	See Appendix		
Write	4,5,6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	D <sub>IN</sub>		

NOTES:

1. Refer to DC Characteristics. When  $V_{PP} \leq V_{PPLK}$ , memory contents can be read, but cannot be altered.

2. X can be  $V_{IL}$  or  $V_{IH}$  for control pins and addresses, and  $V_{PPLK}$  or  $V_{PPH1/2}$  for  $V_{PP}$ . See DC Characteristics for  $V_{PPLK}$ and  $V_{PPH1/2}$  voltages. 3. RST# at GND±0.2V ensures the lowest power consumption.

4. Command writes involving block erase, full chip erase, (page buffer) program or OTP program are reliably executed when  $V_{PP}=V_{PPH1/2}$  and  $V_{CC}=2.7V-3.6V$ .

5. Refer to Table 6 for valid  $D_{IN}$  during a write operation.

6. Never hold OE# low and WE# low at the same timing.

7. Refer to Appendix of LH28F320BF series for more information about query code.

Table 6. Command Definitions <sup>(11)</sup> www.bdrdshe										
	Bus		I	First Bus Cyc	le	Se	Second Bus Cycle			
Command	Cycles Req'd	Notes	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>		
Read Array	1		Write	PA	FFH					
Read Identifier Codes/OTP	≥2	4	Write	PA	90H	Read	IA or OA	ID or OD		
Read Query	≥2	4	Write	PA	98H	Read	QA	QD		
Read Status Register	2		Write	PA	70H	Read	PA	SRD		
Clear Status Register	1		Write	PA	50H					
Block Erase	2	5	Write	BA	20H	Write	BA	D0H		
Full Chip Erase	2	5,9	Write	Х	30H	Write	Х	D0H		
Program	2	5,6	Write	WA	40H or 10H	Write	WA	WD		
Page Buffer Program	≥4	5,7	Write	WA	E8H	Write	WA	N-1		
Block Erase and (Page Buffer) Program Suspend	1	8,9	Write	PA	B0H					
Block Erase and (Page Buffer) Program Resume	1	8,9	Write	PA	D0H					
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H		
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H		
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH		
OTP Program	2	9	Write	OA	СОН	Write	OA	OD		
Set Partition Configuration Register	2		Write	PCRC	60H	Write	PCRC	04H		

Table 6. Command  $Definitions^{(11)}$ 

www.DataSheet4U.com

10

#### NOTES:

1. Bus operations are defined in Table 5.

2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.

X=Any valid address within the device.

PA=Address within the selected partition.

IA=Identifier codes address (See Table 3 and Table 4).

QA=Query codes address. Refer to Appendix of LH28F320BF series for details.

BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. OA=Address of OTP block to be read or programmed (See Figure 3).

PCRC=Partition configuration register code presented on the address A<sub>0</sub>-A<sub>15</sub>.

3. ID=Data read from identifier codes. (See Table 3 and Table 4).

QD=Data read from query database. Refer to Appendix of LH28F320BF series for details.

SRD=Data read from status register. See Table 10 and Table 11 for a description of the status register bits.WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

OD=Data within OTP block. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

N-1=N is the number of the words to be loaded into a page buffer.

4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See Table 3 and Table 4). The Read Query command is available for reading CFI (Common Flash Interface) information.

5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is V<sub>IH</sub>.

6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.

7. Following the third bus cycle, input the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to Appendix of

LH28F320BF series for details.

SHARP

11

- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP# is V<sub>IL</sub>. When WP# is V<sub>IH</sub>, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
- 11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

		(2)			
State	WP#	$DQ_1^{(1)}$	$DQ_0^{(1)}$	State Name	Erase/Program Allowed <sup>(2)</sup>
[000]	0	0	0	Unlocked	Yes
[001] <sup>(3)</sup>	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] <sup>(3)</sup>	1	0	1	Locked	No
[110] <sup>(4)</sup>	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

#### NOTES:

1.  $DQ_0=1$ : a block is locked;  $DQ_0=0$ : a block is unlocked.

 $DQ_1=1$ : a block is locked-down;  $DQ_1=0$ : a block is not locked-down.

2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.

3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#=0) or [101] (WP#=1), regardless of the states before power-off or reset operation.

4. When WP# is driven to  $V_{IL}$  in [110] state, the state changes to [011] and the blocks are automatically locked.

5. OTP (One Time Program) block has the lock function which is different from those described above.

	Curren	t State		Result after Lock Command Written (Next State)			
State	WP#	DQ <sub>1</sub>	DQ <sub>0</sub>	Set Lock <sup>(1)</sup>	Clear Lock <sup>(1)</sup>	Set Lock-down <sup>(1)</sup>	
[000]	0	0	0	[001]	No Change	[011] <sup>(2)</sup>	
[001]	0	0	1	No Change <sup>(3)</sup>	[000]	[011]	
[011]	0	1	1	No Change	No Change	No Change	
[100]	1	0	0	[101]	No Change	[111] <sup>(2)</sup>	
[101]	1	0	1	No Change	[100]	[111]	
[110]	1	1	0	[111]	No Change	[111] <sup>(2)</sup>	
[111]	1	1	1	No Change	[110]	No Change	

Table 8. Block Locking State Transitions upon Command Write<sup>(4)</sup>

NOTES:

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

2. When the Set Block Lock-Down Bit command is written to the unlocked block ( $DQ_0=0$ ), the corresponding block is locked-down and automatically locked at the same time.

3. "No Change" means that the state remains unchanged after the command written.

4. In this state transitions table, assumes that WP# is not changed and fixed  $V_{IL}$  or  $V_{IH}$ .

13

		C			1		
		Current S	State		Result after WP# Transition (Next State)		
Previous State	State	WP#	DQ <sub>1</sub>	DQ <sub>0</sub>	WP#= $0 \rightarrow 1^{(1)}$	WP#= $1 \rightarrow 0^{(1)}$	
-	[000]	0	0	0	[100]	-	
-	[001]	0	0	1	[101]	-	
[110] <sup>(2)</sup>	[011]	0	1	1	[110]	-	
Other than $[110]^{(2)}$	[011]	0	1	1	[111]	-	
-	[100]	1	0	0	-	[000]	
-	[101]	1	0	1	-	[001]	
-	[110]	1	1	0	-	[011] <sup>(3)</sup>	
-	[111]	1	1	1	-	[011]	

Table 9. Block Locking State Transitions upon WP# Transition<sup>(4)</sup>

#### NOTES:

1. "WP#=0 $\rightarrow$ 1" means that WP# is driven to V<sub>IH</sub> and "WP#=1 $\rightarrow$ 0" means that WP# is driven to V<sub>IL</sub>.

2. State transition from the current state [011] to the next state depends on the previous state.

3. When WP# is driven to  $V_{IL}$  in [110] state, the state changes to [011] and the blocks are automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

www.DataSheet4U.com

14

		Ta	ble 10. Status	Register Definit	ion				
R	R	R	R	R	R	R	R		
15	14	13	12	11	10	9	8		
WSMS	BESS	BEFCES	PBPOPS	VPPS	PBPSS	DPS	R		
7	6	5	4	3	2	1	0		
	= RESERVED F MENTS (R)	FOR FUTURE			NOT	TES:			
1 = Ready $0 = Busy$				(Write State M be occupied by	r indicates the sta achine). Even if the other partitions configuration.	the SR.7 is "1' ion when the d	', the WSM may		
1 = Block	K ERASE SUS Erase Suspende Erase in Progres	d	S (BESS)		o determine bloc n or OTP progra SR.7="0".				
STAT 1 = Error in	K ERASE ANE US (BEFCES) n Block Erase o sful Block Eras	r Full Chip Eras	se	If both SR.5 and SR.4 are "1"s after a block erase, fu erase, (page buffer) program, set/clear block lock l block lock-down bit, set partition configuration r attempt, an improper command sequence was entered.					
OTP 1 = Error in 0 = Succes $\text{SR.3} = \text{V}_{\text{PP}} \text{ST}$	BUFFER) PRO PROGRAM ST n (Page Buffer) sful (Page Buffer) Sful (VPPS)	ATUS (PBPOP Program or OT er) Program or (	P Program	The WSM inte Block Erase, F Program com	mand sequences	licates the V <sub>PP</sub> (Page Buffer) I s. SR.3 is not	level only after Program or OTF t guaranteed to		
$0 = V_{PP} OI$ SR.2 = (PAGE STAT 1 = (Page I	$1 = V_{PP} LOW Detect, Operation Abort$ $0 = V_{PP} OK$ $R.2 = (PAGE BUFFER) PROGRAM SUSPEND$ $STATUS (PBPSS)$ $1 = (Page Buffer) Program Suspended$ $0 = (Page Buffer) Program in Progress/Completed$				<sup>n</sup> Block Erase, Full Chip Erase, (Page Buffer) Program Program command sequences. SR.3 is not guara report accurate feedback when V <sub>PP</sub> ≠V <sub>PPH1</sub> , V <sub>PPH2</sub> of SR.1 does not provide a continuous indication of b bit. The WSM interrogates the block lock bit only af Erase, Full Chip Erase, (Page Buffer) Program Program command sequences. It informs the depending on the attempted operation, if the block I set. Reading the block lock configuration codes after the Read Identifier Codes/OTP command indicat lock bit status.				
1 = Erase of	CE PROTECT S or Program Atte d Block, Operat ced	mpted on a			and SR.0 are rese when polling the				
SR.0 = RESER	RVED FOR FUT	TURE ENHAN	CEMENTS (R)	)					

www.DataSheet4U.com

Table 11. Extended Status Register Definition								
R	R	R	R	R	R	R	R	
15	14	13	12	11	10	9	8	
SMS	R	R	R	R	R	R	R	
7	6	5	4	3	2	1	0	
ENHANCE XSR.7 = STAT 1 = Page B	ESERVED FOR I MENTS (R) E MACHINE S uffer Program a uffer Program r	TATUS (SMS) available		XSR.7="1" ind If XSR.7 is "0" Buffer Program	Page Buffer licates that the , the command	entered comma is not accepted a 3H) should be	nmand (E8H), nd is accepted. and a next Page issued again to	
XSR.6-0 = RES	SERVED FOR FU	UTURE ENHAN	CEMENTS (R)				future use and extended status	

www.DataSheet4U.com

Rev. 2.44

www.DataSheet4U.com

 Table 12. Partition Configuration Register Definition

RRRRPC2PC1PC015141312111098RRRRRRRR76543210PCR.15-11 = RESERVED FOR FUTURE ENHANCEMENTS (R)111 = There are four partitions in this configuration. Each plane corresponds to each partition respec- tively. Dual work operation is available between any
RRRRRR76543210PCR.15-11 = RESERVED FOR FUTURE ENHANCEMENTS (R)111 = There are four partitions in this configuration. Each plane corresponds to each partition respec- timely. Dual work constraint is queriled by between only
76543210PCR.15-11 = RESERVED FOR FUTURE ENHANCEMENTS (R)111 = There are four partitions in this configuration. Each plane corresponds to each partition respec- tively. Dual work correction is available between any
PCR.15-11 = RESERVED FOR FUTURE ENHANCEMENTS (R)111 = There are four partitions in this configuration. Each plane corresponds to each partition respec- tively. Dual work operation is queilable between environment
ENHANCEMENTS (R) Each plane corresponds to each partition respec-
<ul> <li>1000 = Natrition (1000 (100</li></ul>
PC2 PC1 PC0     PARTITIONING FOR DUAL WORK     PC2 PC1 PC0     PARTITIONING FOR DUAL WORK
PARTITION0 PARTITION1 PARTITION1 PARTITION0 0 0 0 0 PARTITION PARTITION1 PARTITION0 PARTITION0 PARTITION0 PARTITION0 PARTITION0 PARTITION0 PARTITION0 PART
PARTITION1     PARTITION0     PARTITION2     PARTITION1     PARTITION0       0     0     1     1     0     PARTITION1     PARTITION1     PARTITION0
PARTITION1     PARTITION0     PARTITION2     PARTITION1 PARTITION0       0     1<
1     0     0     PARTITION1     PARTITION0     Image: state sta
Figure 4. Partition Configuration

<ol> <li>Electrical Specifications</li> <li>Absolute Maximum Ratings<sup>*</sup></li> <li>Operating Temperature During Read, Erase and Program40°C to +85°C <sup>(1)</sup></li> </ol>	*WARNING: Stressing the device beyond the "Absolute".com Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.
Storage Temperature During under Bias40°C to +85°C During non Bias65°C to +125°C	<ul> <li>NOTES:</li> <li>1. Operating temperature is for extended temperature product defined by this specification.</li> <li>2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V<sub>CC</sub> and V<sub>PP</sub> pins. During transitions,</li> </ul>
Voltage On Any Pin (except V <sub>CC</sub> and V <sub>PP</sub> )0.5V to V <sub>CC</sub> +0.5V $^{(2)}$	this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is $V_{CC}$ +0.5V which, during transitions, may overshoot to $V_{CC}$ +2.0V for periods <20ns.
$V_{CC}$ and $V_{CCQ}$ Supply Voltage0.2V to +3.9V $^{\rm (2)}$	<ol> <li>Maximum DC voltage on V<sub>PP</sub> may overshoot to +13.0V for periods &lt;20ns.</li> <li>V<sub>PP</sub> erase/program voltage is normally 2.7V-3.6V. Applying 11.7V-12.3V to V<sub>PP</sub> during erase/program</li> </ol>
$V_{PP}$ Supply Voltage0.2V to +12.6V <sup>(2, 3, 4)</sup>	can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. $V_{PP}$ may be connected to 11.7V-12.3V for a total of 80 hours maximum.
Output Short Circuit Current 100mA <sup>(5)</sup>	<ul><li>5. Output shorted for no more than one second. No more than one output shorted at a time.</li></ul>

#### 1.2 Operating Conditions


Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	T <sub>A</sub>	-40	+25	+85	°C	
V <sub>CC</sub> Supply Voltage	V <sub>CC</sub>	2.7	3.0	3.6	V	1
I/O Supply Voltage	V <sub>CCQ</sub>	2.7	3.0	3.6	V	1
V <sub>PP</sub> Voltage when Used as a Logic Control	V <sub>PPH1</sub>	1.65	3.0	3.6	V	1
V <sub>PP</sub> Supply Voltage	V <sub>PPH2</sub>	11.7	12	12.3	V	1, 2
Main Block Erase Cycling: V <sub>PP</sub> =V <sub>PPH1</sub>		100,000			Cycles	
Parameter Block Erase Cycling: V <sub>PP</sub> =V <sub>PPH1</sub>		100,000			Cycles	
Main Block Erase Cycling: V <sub>PP</sub> =V <sub>PPH2</sub> , 80 hrs.				1,000	Cycles	
Parameter Block Erase Cycling: $V_{PP}=V_{PPH2}$ , 80 hrs.				1,000	Cycles	
Maximum V <sub>PP</sub> hours at V <sub>PPH2</sub>				80	Hours	

#### NOTES:

1. See DC Characteristics tables for voltage range-specific specification.

2. Applying  $V_{PP}$ =11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to  $V_{PP}$ =11.7V-12.3V is not allowed and can cause damage to the device.

#### www.DataSheet4U.com



#### 1.2.3 DC Characteristics

www.DataSheet4U.com

			$V_{CC}=2$	2.7V-3.6V	/			
Symbol	Parameter		Notes	Min.	Тур.	Max.	Unit	Test Conditions
I <sub>LI</sub>	Input Load Current			-1.0		+1.0	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max.,
I <sub>LO</sub>	Output Leakage Cur	rent	1	-1.0		+1.0	μΑ	V <sub>CCQ</sub> =V <sub>CCQ</sub> Max., V <sub>IN</sub> /V <sub>OUT</sub> =V <sub>CCQ</sub> or GND
I <sub>CCS</sub>	V <sub>CC</sub> Standby Curren	1		4	20	μΑ	$V_{CC}=V_{CC}Max.,$ CE#=RST#= $V_{CCQ}\pm0.2V,$ $WP\#=V_{CCQ}$ or GND	
I <sub>CCAS</sub>	V <sub>CC</sub> Automatic Pow	1,4		4	20	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=GND±0.2V, WP#=V <sub>CCQ</sub> or GND	
I <sub>CCD</sub>	V <sub>CC</sub> Reset Power-Do	own Current	1		4	20	μΑ	RST#=GND±0.2V
T	Average V <sub>CC</sub> Read Current Normal Mode		1,7		15	25	mA	V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=V <sub>IL</sub> ,
I <sub>CCR</sub>	CCR Average V <sub>CC</sub> Read Current Page Mode	8 Word Read	1,7		5	10	mA	OE#=V <sub>IH</sub> , f=5MHz
T			1,5,7		20	60	mA	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>CCW</sub>	V <sub>CC</sub> (Page Buffer) P	Togram Current	1,5,7		10	20	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
T	V <sub>CC</sub> Block Erase, Fu	ıll Chip	1,5,7		10	30	mA	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>CCE</sub>	Erase Current		1,5,7		4	10	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> (Page Buffer) P Block Erase Suspend	-	1,2,7		10	200	μΑ	CE#=V <sub>IH</sub>
I <sub>PPS</sub> I <sub>PPR</sub>	V <sub>PP</sub> Standby or Read	l Current	1,6,7		2	5	μΑ	V <sub>PP</sub> ≤V <sub>CC</sub>
T	V <sub>PP</sub> (Page Buffer) Pr	rogram Currant	1,5,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>PPW</sub>	v pp (r age Buller) r	logram Current	1,5,6,7		10	30	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
I	V <sub>PP</sub> Block Erase, Full Chip Erase Current		1,5,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>PPE</sub>			1,5,6,7		5	15	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
Innua	V <sub>PP</sub> (Page Buffer) Pr	rogram	1,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>PPWS</sub>	Suspend Current		1,6,7		10	200	μΑ	V <sub>PP</sub> =V <sub>PPH2</sub>
Inne	V <sub>PP</sub> Block Erase Sus	pend Current	1,6,7		2	5	μA	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>PPES</sub>	• pp DIOCK LIASE SUS		1,6,7		10	200	μΑ	V <sub>PP</sub> =V <sub>PPH2</sub>

V<sub>CC</sub>=2.7V-3.6V

www.DataSheet4U.com

Rev. 2.44

www.DataSheet4U.com

	DC Characteristics (Continued)						
V <sub>CC</sub> =2.7V-3.6V							
Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V <sub>IL</sub>	Input Low Voltage	5	-0.4		0.4	V	
V <sub>IH</sub>	Input High Voltage	5	2.4		V <sub>CCQ</sub> + 0.4	V	
V <sub>OL</sub>	Output Low Voltage	5			0.2	V	$V_{CC}=V_{CC}Min., \\ V_{CCQ}=V_{CCQ}Min., \\ I_{OL}=100\mu A$
V <sub>OH</sub>	Output High Voltage	5	V <sub>CCQ</sub> -0.2			V	V <sub>CC</sub> =V <sub>CC</sub> Min., V <sub>CCQ</sub> =V <sub>CCQ</sub> Min., I <sub>OH</sub> =-100µA
V <sub>PPLK</sub>	V <sub>PP</sub> Lockout during Normal Operations	3,5,6			0.4	V	
V <sub>PPH1</sub>	V <sub>PP</sub> during Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program Operations		1.65	3.0	3.6	V	
V <sub>PPH2</sub>	V <sub>PP</sub> during Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program Operations		11.7	12	12.3	V	
V <sub>LKO</sub>	V <sub>CC</sub> Lockout Voltage		1.5			V	

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at  $V_{CC}$ =3.0V and  $T_A$ =+25°C unless  $V_{CC}$  is specified.

2.  $I_{CCWS}$  and  $I_{CCES}$  are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of  $I_{CCES}$  and  $I_{CCR}$  or  $I_{CCW}$ . If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of  $I_{CCWS}$  and  $I_{CCR}$ .

3. Block erase, full chip erase, (page buffer) program and OTP program are inhibited when  $V_{PP} \le V_{PPLK}$ , and not guaranteed in the range between  $V_{PPLK}$ (max.) and  $V_{PPH1}$ (min.), between  $V_{PPH1}$ (max.) and  $V_{PPH2}$ (min.) and above  $V_{PPH2}$ (max.).

4. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t<sub>AVOV</sub>) provide new data when addresses are changed.

5. Sampled, not 100% tested.

6. V<sub>PP</sub> is not used for power supply pin. With V<sub>PP</sub>≤V<sub>PPLK</sub>, block erase, full chip erase, (page buffer) program and OTP program cannot be executed and should not be attempted.

Applying  $12V\pm0.3V$  to  $V_{PP}$  provides fast erasing or fast programming mode. In this mode,  $V_{PP}$  is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the  $V_{CC}$  power bus.

Applying 12V $\pm$ 0.3V to V<sub>PP</sub> during erase/program can only be done for a maximum of 1,000 cycles on each block. V<sub>PP</sub> may be connected to 12V $\pm$ 0.3V for a total of 80 hours maximum.

7. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.

#### 1.2.4 AC Characteristics - Read-Only Operations<sup>(1)</sup>

www.DataSheet4U.com

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Read Cycle Time		80		ns
t <sub>AVQV</sub>	Address to Output Delay			80	ns
t <sub>ELQV</sub>	CE# to Output Delay	3		80	ns
t <sub>APA</sub>	Page Address Access Time			35	ns
t <sub>GLQV</sub>	OE# to Output Delay 3			20	ns
t <sub>PHQV</sub>	RST# High to Output Delay			150	ns
t <sub>EHQZ</sub> , t <sub>GHQZ</sub>	CE# or OE# to Output in High Z, Whichever Occurs First	2		20	ns
t <sub>ELQX</sub>	CE# to Output in Low Z	2	0		ns
t <sub>GLQX</sub>	OE# to Output in Low Z	2 0			ns
t <sub>OH</sub>	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns
t <sub>AVEL</sub> , t <sub>AVGL</sub>	Address Setup to CE#, OE# Going Low for Reading Status Register	4, 6	10		ns
t <sub>ELAX</sub> , t <sub>GLAX</sub>	Address Hold from CE#, OE# Going Low for Reading Status Register	5,6	30		ns
t <sub>EHEL</sub> , t <sub>GHGL</sub>	CE#, OE# Pulse Width High for Reading Status Register	6	25		ns

#### $V_{CC}=2.7V-3.6V$ , $T_{A}=-40^{\circ}C$ to $+85^{\circ}C$

NOTES:


1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.

2. Sampled, not 100% tested.


3. OE# may be delayed up to  $t_{ELQV}$  —  $t_{GLQV}$  after the falling edge of CE# without impact to  $t_{ELQV}$ . 4. Address setup time ( $t_{AVEL}$ ,  $t_{AVGL}$ ) is defined from the falling edge of CE# or OE# (whichever goes low last). 5. Address hold time ( $t_{ELAX}$ ,  $t_{GLAX}$ ) is defined from the falling edge of CE# or OE# (whichever goes low last).

6. Specifications  $t_{AVEL}$ ,  $t_{AVGL}$ ,  $t_{ELAX}$ ,  $t_{GLAX}$  and  $t_{EHEL}$ ,  $t_{GHGL}$  for read operations apply to only status register read operations.










Rev. 2.44





Rev. 2.44

25

#### 1.2.5 AC Characteristics - Write Operations<sup>(1), (2)</sup>

www.DataSheet4U.com


Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		80		ns
t <sub>PHWL</sub> (t <sub>PHEL</sub> )	RST# High Recovery to WE# (CE#) Going Low	3	150		ns
$t_{\rm ELWL}  (t_{\rm WLEL})$	CE# (WE#) Setup to WE# (CE#) Going Low		0		ns
$t_{WLWH}(t_{ELEH})$	WE# (CE#) Pulse Width	4	55		ns
t <sub>DVWH</sub> (t <sub>DVEH</sub> )	Data Setup to WE# (CE#) Going High	8	40		ns
t <sub>AVWH</sub> (t <sub>AVEH</sub> )	WH (tAVEH)Address Setup to WE# (CE#) Going High850			ns	
t <sub>WHEH</sub> (t <sub>EHWH</sub> )	WHEH (t <sub>EHWH</sub> )         CE# (WE#) Hold from WE# (CE#) High		0		ns
t <sub>WHDX</sub> (t <sub>EHDX</sub> )	HDX (t <sub>EHDX</sub> ) Data Hold from WE# (CE#) High		0		ns
$t_{WHAX} (t_{EHAX})$	Address Hold from WE# (CE#) High		0		ns
t <sub>WHWL</sub> (t <sub>EHEL</sub> )	/L (t <sub>EHEL</sub> ) WE# (CE#) Pulse Width High		25		ns
$t_{SHWH} (t_{SHEH})$	HWH (t <sub>SHEH</sub> ) WP# High Setup to WE# (CE#) Going High		0		ns
t <sub>VVWH</sub> (t <sub>VVEH</sub> )	V <sub>PP</sub> Setup to WE# (CE#) Going High	3	200		ns
t <sub>WHGL</sub> (t <sub>EHGL</sub> )	WHGL (t <sub>EHGL</sub> ) Write Recovery before Read		30		ns
t <sub>QVSL</sub>	VSL WP# High Hold from Valid SRD		0		ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD	3, 6	0		ns
$t_{WHR0} (t_{EHR0}) \qquad WE\# (CE\#) High to SR.7 Going "0"$		3, 7		$t_{AVQV^+}$ 50	ns

#### $V_{CC}$ =2.7V-3.6V, $T_A$ =-40°C to +85°C


NOTES:

- 1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.
- 2. A write operation can be initiated and terminated with either CE# or WE#.
- 3. Sampled, not 100% tested.
- 4. Write pulse width (t<sub>WP</sub>) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of CE# or WE# (whichever goes high first). Hence, t<sub>WP</sub>=t<sub>WLWH</sub>=t<sub>ELEH</sub>=t<sub>WLEH</sub>=t<sub>ELWH</sub>.
- 5. Write pulse width high ( $t_{WPH}$ ) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling edge of CE# or WE# (whichever goes low last). Hence,  $t_{WPH}=t_{WHWL}=t_{EHEL}=t_{WHEL}=t_{EHWL}$ .
- 6.  $V_{PP}$  should be held at  $V_{PP}=V_{PPH1/2}$  until determination of block erase, full chip erase, (page buffer) program or OTP program success (SR.1/3/4/5=0).
- 7.  $t_{WHR0}$  ( $t_{EHR0}$ ) after the Read Query or Read Identifier Codes/OTP command= $t_{AVOV}$ +100ns.
- 8. Refer to Table 6 for valid address and data for block erase, full chip erase, (page buffer) program, OTP program or lock bit configuration.





LHF32FF1



Symbol	Parameter		Min.	Max.	Unit
t <sub>PLPH</sub>	RST# Low to Reset during Read (RST# should be low during power-up.)		100		ns
t <sub>PLRH</sub>	RST# Low to Reset during Erase or Program	1, 3, 4		22	μs
t <sub>2VPH</sub>	V <sub>CC</sub> 2.7V to RST# High		100		ns
t <sub>VHQV</sub>	V <sub>CC</sub> 2.7V to Output Delay	3		1	ms
t <sub>2VPH</sub>	V <sub>CC</sub> 2.7V to RST# High	1, 3, 5 3	100	1	

NOTES:

1. A reset time, t<sub>PHQV</sub>, is required from the later of SR.7 going "1" or RST# going high until outputs are valid. Refer to AC Characteristics - Read-Only Operations for t<sub>PHQV</sub>.

2.  $t_{PLPH}$  is <100ns the device may still reset but this is not guaranteed.

3. Sampled, not 100% tested.

4. If RST# asserted while a block erase, full chip erase, (page buffer) program or OTP program operation is not executing, the reset will complete within 100ns.

5. When the device power-up, holding RST# low minimum 100ns is required after  $V_{CC}$  has been in predefined range and also has been in stable there.

### 1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance<sup>3</sup> ataSheet4U.dom

	•C	C=2.7 V	-3.0 v, 1 <sub>A</sub> 40		500					
Symbol	Parameter	Notes	Page Buffer Command is Used or not		V <sub>PP</sub> =V <sub>PPH1</sub> (In System)		V <sub>PP</sub> =V <sub>PPH2</sub> (In Manufacturing)			Unit
			Used	Min.	Тур. <sup>(1)</sup>	Max. <sup>(2)</sup>	Min.	Тур. <sup>(1)</sup>	Max. <sup>(2)</sup>	
t <sub>WPB</sub>	4K-Word Parameter Block	2	Not Used		0.05	0.3		0.04	0.12	S
WPB	Program Time	2	Used		0.03	0.12		0.02	0.06	S
t <sub>WMB</sub>	32K-Word Main Block	2	Not Used		0.38	2.4		0.31	1.0	S
- WIVID	Program Time	2	Used		0.24	1.0		0.17	0.5	S
t <sub>WHQV1</sub> /	Word Program Time	2	Not Used		11	200		9	185	μs
t <sub>EHQV1</sub>		2	Used		7	100		5	90	μs
t <sub>WHOV1</sub> / t <sub>EHOV1</sub>	OTP Program Time	2	Not Used		36	400		27	185	μs
t <sub>WHQV2</sub> / t <sub>EHQV2</sub>	4K-Word Parameter Block Erase Time	2	-		0.3	4		0.2	4	s
t <sub>WHQV3</sub> / t <sub>EHQV3</sub>	32K-Word Main Block Erase Time	2	-		0.6	5		0.5	5	S
	Full Chip Erase Time	2			40	350		33	350	s
t <sub>WHRH1</sub> / t <sub>EHRH1</sub>	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10		5	10	μs
t <sub>WHRH2</sub> / t <sub>EHRH2</sub>	Block Erase Suspend Latency Time to Read	4	-		5	20		5	20	μs
t <sub>ERES</sub>	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			500			μs

 $V_{CC}$ =2.7V-3.6V,  $T_{A}$ =-40°C to +85°C

NOTES:

1. Typical values measured at V<sub>CC</sub>=3.0V, V<sub>PP</sub>=3.0V or 12V, and T<sub>A</sub>=+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.

2. Excludes external system-level overhead.

3. Sampled, but not 100% tested.

4. A latency time is required from writing suspend command (WE# or CE# going high) until SR.7 going "1".

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t<sub>ERES</sub> and its sequence is repeated, the block erase operation may not be finished.

#### 2 Related Document Information<sup>(1)</sup>

www.DataSheet4U.com

Document No.	Document Name
FUM00701	LH28F320BF series Appendix

NOTE:

1. International customers should contact their local SHARP or distribution sales offices.

<ul> <li>Package and packing specification</li> <li>[Applicability]</li> <li>This specification applies to IC package of the LEAD-FREE delivered as a standard specification.</li> <li>1.Storage Conditions.</li> <li>1-1.Storage conditions required before opening the dry packing. <ul> <li>Normal temperature : 5~40°C</li> <li>Normal humidity : 80%( Relative humidity) max.</li> <li>*"Humidity" means "Relative humidity"</li> </ul> </li> <li>1-2.Storage conditions required after opening the dry packing. <ul> <li>In order to prevent moisture absorption after opening, ensure the following storage conditions apply:</li> <li>(1) Storage conditions for one-time soldering. (Convection reflow<sup>*1</sup>, IR/Convection reflow.<sup>*1</sup>, or Manual soldering.)</li> <li>Temperature : 5~25°C</li> <li>Humidity : 60% max.</li> </ul> </li> </ul>	30
<ul> <li>[Applicability] This specification applies to IC package of the LEAD-FREE delivered as a standard specification.</li> <li>1. Storage Conditions.</li> <li>1-1. Storage conditions required before opening the dry packing. <ul> <li>Normal temperature : 5~40°C</li> <li>Normal humidity : 80% (Relative humidity) max.</li> <li>*"Humidity" means "Relative humidity"</li> </ul> </li> <li>1-2. Storage conditions required after opening the dry packing. In order to prevent moisture absorption after opening, ensure the following storage conditions apply: <ul> <li>(1) Storage conditions for one-time soldering. (Convection reflow<sup>*1</sup>, IR/Convection reflow.<sup>*1</sup>, or Manual soldering. )</li> <li>• Temperature : 5~25°C</li> </ul> </li> </ul>	
<ul> <li>This specification applies to IC package of the LEAD-FREE delivered as a standard specification.</li> <li>1. Storage Conditions.</li> <li>1-1. Storage conditions required before opening the dry packing. <ul> <li>Normal temperature : 5~40°C</li> <li>Normal humidity : 80%( Relative humidity) max. <ul> <li>"Humidity" means "Relative humidity"</li> </ul> </li> <li>1-2. Storage conditions required after opening the dry packing. <ul> <li>In order to prevent moisture absorption after opening, ensure the following storage conditions apply: </li> <li>(1) Storage conditions for one-time soldering. (Convection reflow<sup>*1</sup>, IR/Convection reflow.<sup>*1</sup>, or Manual soldering.) <ul> <li>Temperature : 5~25°C</li> </ul> </li> </ul></li></ul></li></ul>	aSheet4U
<ul> <li>1-1.Storage conditions required before opening the dry packing.</li> <li>Normal temperature : 5~40°C</li> <li>Normal humidity : 80%( Relative humidity) max.         <ul> <li>"Humidity" means "Relative humidity"</li> </ul> </li> <li>1-2.Storage conditions required after opening the dry packing. <ul> <li>In order to prevent moisture absorption after opening, ensure the following storage conditions apply:</li> <li>(1) Storage conditions for one-time soldering. (Convection reflow<sup>*1</sup>, IR/Convection reflow.<sup>*1</sup>, or Manual soldering.)         <ul> <li>Temperature : 5~25°C</li> </ul> </li> </ul></li></ul>	
<ul> <li>1-1.Storage conditions required before opening the dry packing.</li> <li>Normal temperature : 5~40°C</li> <li>Normal humidity : 80%( Relative humidity) max.         <ul> <li>"Humidity" means "Relative humidity"</li> </ul> </li> <li>1-2.Storage conditions required after opening the dry packing. <ul> <li>In order to prevent moisture absorption after opening, ensure the following storage conditions apply:</li> <li>(1) Storage conditions for one-time soldering. (Convection reflow<sup>*1</sup>, IR/Convection reflow.<sup>*1</sup>, or Manual soldering.)         <ul> <li>Temperature : 5~25°C</li> </ul> </li> </ul></li></ul>	
<ul> <li>Normal temperature : 5~40°C</li> <li>Normal humidity : 80%( Relative humidity) max. *"Humidity" means "Relative humidity"</li> <li>1-2.Storage conditions required after opening the dry packing. In order to prevent moisture absorption after opening, ensure the following storage conditions apply: <ul> <li>(1) Storage conditions for one-time soldering. (Convection reflow<sup>*1</sup>, IR/Convection reflow.<sup>*1</sup>, or Manual soldering.)</li> <li>Temperature : 5~25°C</li> </ul> </li> </ul>	
<ul> <li>Normal humidity : 80%( Relative humidity) max. *"Humidity" means "Relative humidity"</li> <li>1-2.Storage conditions required after opening the dry packing. In order to prevent moisture absorption after opening, ensure the following storage conditions apply: (1) Storage conditions for one-time soldering. (Convection reflow<sup>*1</sup>, IR/Convection reflow.<sup>*1</sup>, or Manual soldering.) • Temperature : 5~25°C</li> </ul>	
<ul> <li>*"Humidity" means "Relative humidity"</li> <li>1-2.Storage conditions required after opening the dry packing. In order to prevent moisture absorption after opening, ensure the following storage conditions apply:</li> <li>(1) Storage conditions for one-time soldering. (Convection reflow<sup>*1</sup>, IR/Convection reflow.<sup>*1</sup>, or Manual soldering. )</li> <li>• Temperature : 5~25°C</li> </ul>	
<ul> <li>In order to prevent moisture absorption after opening, ensure the following storage conditions apply:</li> <li>(1) Storage conditions for one-time soldering. (Convection reflow<sup>*1</sup>, IR/Convection reflow.<sup>*1</sup>, or Manual soldering.)</li> <li>• Temperature : 5~25°C</li> </ul>	
<ul> <li>In order to prevent moisture absorption after opening, ensure the following storage conditions apply:</li> <li>(1) Storage conditions for one-time soldering. (Convection reflow<sup>*1</sup>, IR/Convection reflow.<sup>*1</sup>, or Manual soldering.)</li> <li>• Temperature : 5~25°C</li> </ul>	
<ul> <li>conditions apply:</li> <li>(1) Storage conditions for one-time soldering. (Convection reflow<sup>*1</sup>, IR/Convection reflow.<sup>*1</sup>, or Manual soldering.)</li> <li>• Temperature : 5~25°C</li> </ul>	
<ul> <li>(1) Storage conditions for one-time soldering. (Convection reflow<sup>*1</sup>, IR/Convection reflow.<sup>*1</sup>, or Manual soldering.)</li> <li>• Temperature : 5~25°C</li> </ul>	
or Manual soldering. ) • Temperature : $5\sim 25^{\circ}C$	
• Temperature : 5~25°C	
· Humidity · 60% may	
Furnary . 6076 max.	
• Period : 72 hours max. after opening.	
(2) Storage conditions for two-time soldering. (Convection reflow <sup>*1</sup> , IR/Convection reflow. <sup>*1</sup> )	
a. Storage conditions following opening and prior to performing the 1st reflow.	
• Temperature : $5 \sim 25^{\circ}$ C	
• Humidity : 60% max.	
Period : 72 hours max. after opening.	
b. Storage conditions following completion of the 1st reflow and prior to performing	
the 2nd reflow.	
• Temperature : $5 \sim 25^{\circ}$ C	
• Humidity : 60% max.	
• Period : 72 hours max. after completion of the 1st reflow.	
*1: Air or nitrogen environment.	
1-3. Temporary storage after opening.	
To re-store the devices before soldering, do so only once and use a dry box or place desiccant	
(with a blue humidity indicator) with the devices and perform dry packing again using heat-sealing.	
The storage period, temperature and humidity must be as follows :	
(1) Storage temperature and humidity.	
$\approx 1$ : External atmosphere temperature and humidity of the dry packing.	
x1. External atmosphere temperature and numberly of the dry packing.	
First opening $4$ X1 $\longrightarrow$ Re sealing $4$ Y $\longrightarrow$ Re opening $4$ X2 $\longrightarrow$ Mou	unting
γγγ	-φ
%1 Temperature : 5~40°C 5~25°C $%1$ 5~40°C 5~25°C	
Humidity: 80% max. 60% max. 60% max.	
	·
(2) Storage period.	
• $X1 + X2$ : Refer to Section 1-2(1) and (2)a, depending on the mounting method.	
• Y : Two weeks max.	


LHF32FF1

- 2. Baking Condition.
  - (1) Situations requiring baking before mounting.
    - Storage conditions exceed the limits specified in Section 1-2 or 1-3.
    - · Humidity indicator in the desiccant was already red (pink) when opened.
      - ( Also for re-opening.)
  - (2) Recommended baking conditions.
    - · Baking temperature and period :

 $120^{\circ}$ C for  $16\sim24$  hours.

- The above baking conditions apply since the trays are heat-resistant.
- (3) Storage after baking.
  - After baking, store the devices in the environment specified in Section 1-2 and mount immediately.
- 3. Surface mount conditions.
  - The following soldering condition are recommended to ensure device quality.
- 3-1.Soldering.
- (1) Convection reflow or IR/Convection. (one-time soldering or two-time soldering in air or nitrogen environment)
  - Temperature and period :
    - A) Peak temperature.
    - B) Heating temperature.
    - C) Preheat temperature.
    - D) Temperature increase rate.
  - · Measuring point : IC package surface.
  - Temperature profile:

250°C max. 40 to 60 seconds as 220°C It is 150 to 200°C, and is 120±30 seconds It is 1 to 3°C/seconds



www.DataSheet4U.com

32

www.DataSheet4U.com

(2) Manual soldering ( soldering iron ) ( one-time soldering only ) Soldering iron should only touch the IC's outer leads.

- Temperature and period :
  - 350°C max. for 3 seconds / pin max.
  - (Soldering iron should only touch the IC's outer leads.)
- · Measuring point : Soldering iron tip.
- 4. Condition for removal of residual flux.
  - (1) Ultrasonic washing power : 25 watts / liter max.
  - (2) Washing time : Total 1 minute max.
  - (3) Solvent temperature :  $15 \sim 40^{\circ}$ C
- 5. Package outline specification.
  - Refer to the attached drawing.

(Plastic body dimensions do not include burr of resin.)

- The contents of LEAD-FREE TYPE application of the specifications. (\*2)
- 6. Markings.

6-1. Marking details. (The information on the package should be given as follows.)

- (1) Product name : LH28F320BFHE-PBTLF1
- (2) Company name : SHARP
- (3) Date code : (Example) YYWW XXX
  - $YY \rightarrow$  Denotes the production year. (Last two digits of the year.)
  - WW  $\rightarrow$  Denotes the production week.  $(01 \cdot 02 \cdot \sim \cdot 52 \cdot 53)$
  - XXX  $\rightarrow$  Denotes the production ref. code (1~3 digits).
- (4) "JAPAN" indicates the country of origin.

#### 6-2. Marking layout.


The layout is shown in the attached drawing.

(However, this layout does not specify the size of the marking character and marking position.)

LEAD FINISH or BALL TYPE	LEAD-FREE TYPE (Sn-Bi)
DATE CODE	They are those with an underline.
The word of "LEAD FREE" is printed on the packing label	Printed

#### \*2 The contents of LEAD-FREE TYPE application of the specifications.

LHF32FF1



33

#### 7.Packing Specifications (Dry packing for surface mount packages.) 7-1.Packing materials.

www.DataSheet4U.com

Material name	Material specifications	Purpose
Inner carton	Cardboard (960 devices / inner carton max.)	Packing the devices. (10 trays / inner carton)
Tray	Conductive plastic (96 devices / tray)	Securing the devices.
Upper cover tray	Conductive plastic (1 tray / inner carton)	Securing the devices.
Laminated aluminum bag	Aluminum polyethylene	Keeping the devices dry.
Desiccant	Silica gel	Keeping the devices dry.
Label	Paper	Indicates part number, quantity, and packed date.
PP band	Polypropylene (3 pcs. / inner carton )	Securing the devices.
Outer carton	Cardboard (3840 devices / outer carton max.)	Outer packing.

( Devices must be placed on the tray in the same direction.)

7-2.Outline dimension of tray.

Refer to the attached drawing.

7-3. Outline dimension of carton.


Refer to the attached drawing.


8. Precautions for use.

- (1) Opening must be done on an anti-ESD treated workbench. All workers must also have undergone anti-ESD treatment.
- (2) The trays have undergone either conductive or anti-ESD treatment. If another tray is used, make sure it has also undergone conductive or anti-ESD treatment.
- (3) The devices should be mounted within one year of the date of delivery.














i

#### A-1 RECOMMENDED OPERATING CONDITIONS

#### A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.




Figure A-1. AC Timing at Device Power-Up

For the AC specifications  $t_{VR}$ ,  $t_R$ ,  $t_F$  in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

#### www.DataSheet4U.com

#### A-1.1.1 Rise and Fall Time

Symbol	Parameter		Min.	Max.	Unit
t <sub>VR</sub>	V <sub>CC</sub> Rise Time		0.5	30000	μs/V
t <sub>R</sub>	Input Signal Rise Time			1	μs/V
t <sub>F</sub>	Input Signal Fall Time			1	μs/V

NOTES:


1. Sampled, not 100% tested.

2. This specification is applied for not only the device power-up but also the normal operations.

www.DataSheet4U.co

#### A-1.2 Glitch Noises

Do not input the glitch noises which are below  $V_{IH}$  (Min.) or above  $V_{IL}$  (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).



See the "DC CHARACTERISTICS" described in specifications for  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.).

### A-2 RELATED DOCUMENT INFORMATION<sup>(1)</sup>

Document No.	Document Name	
AP-001-SD-E	Flash Memory Family Software Drivers	
АР-006-РТ-Е	Data Protection Method of SHARP Flash Memory	
AP-007-SW-E	RP#, V <sub>PP</sub> Electric Potential Switching Circuit	

NOTE:

1. International customers should contact their local SHARP or distribution sales office.

www.DataSheet4U.com

iv

#### A-3 STATUS REGISTER READ OPERATIONS

If AC timing for reading the status register described in specifications is not satisfied, a system processor can check the status register bit SR.15 instead of SR.7 to determine when the erase or program operation has been completed.

	NOTES:
SR.15 = WRITE STATE MACHINE STATUS: $(DQ_{15})$ 1 = Ready in All Partitions 0 = Busy in Any Partition	SR.15 indicates the status of WSM (Write State Machine). If SR.15="0", erase or program operation is in progress in any partition.
<ul> <li>SR.7 = WRITE STATE MACHINE STATUS FOR EACH PARTITION: (DQ<sub>7</sub>)</li> <li>1 = Ready in the Addressed Partition</li> <li>0 = Busy in the Addressed Partition</li> </ul>	SR.7 indicates the status of the partition. If SR.7="0", erase or program operation is in progress in the addressed partition. Even if the SR.7 is "1", the WSM may be occupied by the other partition.




Table A-3-1. Status Register Definition (SR.15 and SR.7)

v

#### SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.

### **SHARP**®

#### NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437 www.sharpsma.com

#### TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

#### CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 Head Office:

#### No. 360, Bashen Road,

Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

#### EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

#### SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

#### HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk **Shenzhen Representative Office:** Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731 Fax: (86) 755-3273735

#### JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

#### KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819