



Analog Switches

LF1650/LF2650/LF3650

LF1650/LF2650/LF3650 quad JFET analog switch

general description

The LF1650/LF2650/LF3650 is a monolithic combination of bipolar and JFET technology producing the industry's first one chip quad FET switch. A unique circuit technique is employed to maintain a constant R_{ON} over the analog voltage range. The input is designed to operate from minimum TTL levels, and switch operation also ensures a break before make action.


- $t_{OFF} < t_{ON}$, break before make action
- Open switch isolation at 1.0 MHz -50 dB
- < 1.0 nA leakage in OFF state
- TTL, DTL, RTL direct drive compatibility
- Single disable pin turns all switches in package OFF

features

- Constant ON resistance for signals $\pm 10V$ and 100 kHz

The LF1650/LF2650/LF3650 is designed to operate from $\pm 15V$ supplies and swing a $\pm 10V$ analog signal. The FET switches can be used wherever a dc to medium frequency analog signal needs to be controlled.

connection diagram



typical circuit and schematic diagrams




FIGURE 1.




FIGURE 2.

absolute maximum ratings

Positive Supply — Negative Supply	36V
Positive Supply — Reference Supply	36V
Input Voltage	$V_{CC} - 2.5V$
Reference Voltage	$V_{CC} - 5.0V \geq V_R \geq -V_{EE}$
Input Voltage + Reference Voltage	-4.0V
Input Voltage — Reference Voltage	6.0V
Positive Analog Voltage	V_{CC}
Negative Analog Voltage	V_{EE}
Analog Current	$ I_A < 20\text{ mA}$
Power Dissipation (Note 1)	
Molded DIP (LF3650N)	570 mW
Cavity DIP (LF1650D, LF2650D, LF3650D)	800 mW
Operating Temperature Range	
LF1650	-55°C to +125°C
LF2650	-25°C to +85°C
LF3650	0°C to +70°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C

electrical characteristics (+V_{CC} = 15V, -V_{EE} = -15V, T_A = 25°C, unless otherwise noted)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
ON Resistance (R _{ON})	V _A = 0V, I _D = 1.0 mA		150		Ω
Maximum Analog Swing (V _{AMAX}) (Figure 1)			+11 -12		V V
Analog Current Loss (I _{S(ON)} + I _{D(ON)})	Switch ON, Source and Drain Connect to +10V		0.3		nA
Source Current OFF (I _{S(OFF)})	Switch OFF, Source at +10V, Drain at -10V		0.4		nA
Drain Current OFF (I _{D(OFF)})	Switch OFF, Source at +10V, Drain at -10V		0.1		nA
Logic Input Bias Current (I _{INH})	V _{IN} at +5.0V		3.6		μA
Delay Time ON (t _{ON}) (Figures 3 and 4)	Source at -10V		500		ns
Delay Time OFF (t _{OFF}) (Figures 3 and 4)	Source at +10V		90		ns
Source Capacitance (C _{S(OFF)})	Switch OFF Source at -10V		4.0		pF
Drain Capacitance (C _{D(OFF)})	Switch OFF Drain at -10V		3.0		pF
Active Source and Drain Capacitance (C _{S(ON)} and C _{D(ON)})	Switch ON Source and Drain at 0V		5.0		pF
OFF Isolation	Switch OFF, 1.0 MHz Signal on Source (Figure 5)		-50		dB
Crosstalk	One Switch OFF Another Switch ON with 1.0 Vrms @ 1.0 MHz at Source (Figure 5)		-65		dB
Positive Supply Current (I _{CC})	All Switches OFF		5.0		mA
Negative Supply Current (I _{EE})	All Switches OFF		-3.0		mA
Reference Supply Current (I _R)	All Switches OFF		-2.0		mA
V _{IN} Logic "0"				0.8	V
V _{IN} Logic "1"		2.0			V
Signal Path Slew Rate			50		V/μs

Note 1: For operating at high temperatures the molded DIP products must be derated based on a +125°C maximum junction temperature and a thermal resistance of +175°C/W, devices in the cavity DIP are based on a +150°C maximum junction temperature and are derated at +100°C/W.

est circuits




FIGURE 3. t_{ON} , t_{OFF} , Test




FIGURE 4. t_{ON} , t_{OFF} Test Circuit



















FIGURE 5. OFF Isolation and Crosstalk

ypical performance characteristics



typical performance characteristics (con't)



***Note:** The above graph indicates the analog current at which 1% of the analog current is lost.

When the drain of the analog switch is positive with respect to the source the drain gate junction tends to forward bias and the output FET becomes a PNP transistor with base and substrate current losses. Operation in this mode allows much higher analog currents while maintaining a minimum R_{ON} .