

### LF13741

# **Monolithic JFET Input Operational Amplifier**

# **General Description**

The LF13741 is a 741 with BI-FETTM input followers on the same die. Familiar operating characteristics—those of a 741—with the added advantage of low input bias current make the LF13741 easy to use. Monolithic fabrication makes this "drop-in-replacement" operational amplifier very economical.

Applications in which the LF13741 excels are those which require low bias current, moderate speed and low cost. A few examples include high impedance transducer amplifiers, photocell amplifiers, buffers for high impedance, slow to moderate speed sources and buffers in sample-and-hold type systems where leakage from the hold capacitor node must be kept to a minimum.

Systems designers can take full advantage of their knowledge of the 741 when designing with the LF13741 to achieve extremely rapid "design times." The LF13741 can also be used in existing sockets to make the "error budget" for input bias and/or offset currents negligible and in many cases eliminate trimming. For higher speed and lower noise use the LF155, LF156, LF157 series of BI-FET operational amplifiers.

### **Features**

■ Low input bias current

50 pA

■ Input common-mode range to positive supply voltage

■ Low input noise current

■ High input impedance

Familiar operating characteristics

0.01 pA/√Hz 5 × 10<sup>11</sup>Ω

### **Advantages**


- FET inputs—741 operating characteristics
- Low cost
- Ease of use
- Standard supplies
- Standard pin outs
- Non-rectifying input for RF environment
- Rapid "design time"


### **Applications**

- Smoke detectors
- I to V converters
- High impedance buffers
- Low drift sample and hold circuits
- High input impedance, slow comparators
- Long time timers
- Low drift peak detectors
- Supply current monitors
- Low error budget systems

# Simplified Schematic

# **Typical Applications**





300°C 260°C

# **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.		$\theta_{jA}$ (Typical)	H Package	N Package	
Supply Voltage	± 18V	(Note 1)	70°C/W	163°C/W	
Supply voltage	I 104	(Note 2)	175°C/W	218°C/W	
Operating Temperature Range	0°C to +70°C	$\theta_{iC}$ (Typical)	25°C/W		
T <sub>j(MAX)</sub>	100°C	Metal Package Lead Tempera			
Differential Input Voltage	± 30V	(Soldering, 10 sec.)		3	
Input Voltage Range (Note 3)	±16V	Plastic Package (Soldering, 4 sec.) ESD rating to be determined.		2	
Output Short Circuit Duration	Continuous				
Storage Temperature Range	-65°C to +150°C				

# DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Vos	Input Offset Voltage	$R_S = 10 \text{ k}\Omega, T_A = 25^{\circ}\text{C}$		5	15	mV
		Over Temperature			20	
	Voltage Offset Adjustment Range		10			mV
ΔV <sub>OS</sub> /ΔT	Average TC of Input Offset Voltage	$R_S = 10 \text{ k}\Omega$		10		μV/°C
Ios Input Offset Co	Input Offset Current	T <sub>j</sub> = 25°C (Notes 4, 5)		10	50	pА
		$T_j \le 70^{\circ}C$			2	nA
I <sub>B</sub> Input B	Input Bias Current	T <sub>j</sub> = 25°C (Notes 4, 5)		50	200	pА
		T <sub>j</sub> ≤ 70°C		1.6	8	nA
R <sub>IN</sub>	Input Resistance	T <sub>j</sub> = 25°C		5 × 10 <sup>11</sup>		Ω
A <sub>VOL</sub> Large Signal Voltage Gair	Large Signal Voltage Gain	$V_S = \pm 15V, T_A = 25^{\circ}C$ $V_O = \pm 10V, R_L = 2 k\Omega$	25	100		V/mV
		Over Temperature	15			V/mV
V <sub>O</sub>	Output Voltage Swing	$V_S = \pm 15V, R_L = 10 \text{ k}\Omega$	±12	± 13		٧
V <sub>CM</sub>	Input Common-Mode Voltage Range	V <sub>S</sub> = ±15V	±11	+15.1 -12		٧
CMRR	Common-Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$	70	90		dΒ
PSRR	Supply Voltage Rejection Ratio	(Note 6)	77	96		dB
l <sub>S</sub>	Supply Current			2	4	mA

# **AC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
SR	Slew Rate	V <sub>S</sub> = ±15V, T <sub>A</sub> = 25°C		0.5		V/µs
GBW	Gain-Bandwidth Product	$V_S = \pm 15V, T_A = 25^{\circ}C$		1.0		MHz
e <sub>n</sub>	Equivalent Input Noise Voltage	$T_A = 25^{\circ}C, R_S = 100\Omega$ f = 100  Hz f = 1000  Hz		50 37		nV/√ <del>Hz</del> nV/√ <del>Hz</del>
i <sub>n</sub>	Equivalent Input Noise Current	T <sub>j</sub> = 25°C f = 100 Hz f = 1000 Hz		0.01 0.01		pA/√Hz pA/√Hz

Note 1: The value given is in 400 Linear Feet/Min air flow.

Note 2: The value given is in static air.

Note 3: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.


Note 4: These specifications apply for  $V_S = \pm 15V$  and  $0^{\circ}C \le T_A \le +70^{\circ}C$ ,  $V_{OS}$ ,  $I_B$ , and  $I_{OS}$  are measured at  $V_{CM} = 0$ .


Note 5: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature,  $T_j$ . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation,  $P_D$ .  $T_j = T_A + \theta_{jA} P_D$  where  $\theta_{jA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.


Note 6: Supply Voltage Rejection Ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice from  $V_S = \pm 10V$  to  $\pm 15V$ .





# **Typical Performance Characteristics**





































### **Typical Performance Characteristics** (Continued)















TL/H/9296-4

## **LF13741 Pulse Responses**

# Small Signal Non-Inverting Pulse Response


A<sub>V</sub> = +1(Follower)



TL/H/9296-5

# Small Signal Inverting Pulse Response

 $A_V = -1$ (Inverter)




TIME U.5 #S/UIV

### **Typical Performance Characteristics** (Continued)


### LF13741 Pulse Responses (Continued)

### Large Signal Non-Inverting Pulse Response



TL/H/9296-7

# Large Signal Inverting Pulse Response



TIME 10 µs/DIV

TL/H/9296-8

### Application Hints

### **GENERAL CHARACTERISTICS**

The LF13741 makes the job of converting from a bipolar to an FET input op amp easy. As a systems designer you are probably very familiar with the operating characteristics of a 741 op amp. In fact, many of you have used 741s with FET input followers—that's just what the LF13741 is, but it's all on a single die.

When you need a low cost, reliable, well known op amp with low input currents and moderate speed, use an LF13741.

### **DIFFERENTIAL INPUTS**

You don't have to use clamps across the inputs for differential input voltages of less than 40V. The input JFETs of the LF13741, in addition to being well matched, have large reverse breakdown voltages from gate to source and drain.

# POSITIVE INPUT COMMON-MODE VOLTAGE LIMIT

With the LF13741 (unlike the normal 741) you can take both inputs above the positive supply voltage by more than 0.1V before the amplifier ceases to function. This feature enables you to use the LF13741 to monitor and/or limit the current from the same supply used to power it (see typical applications).

If you exceed the positive common-mode voltage limit on only one input, the output phase will remain correct. When you exceed the limit on both inputs, the output phase is unpredictable.

# NEGATIVE INPUT COMMON-MODE VOLTAGE LIMIT

There are two negative input voltage ranges of interest:

- 1. The range between the negative common-mode voltage limit and the negative supply voltage.
- Voltages which are more negative than the negative supply voltage.

If you take only one of the inputs of the LF13741 into the first range, the output phase will remain correct. When you take both inputs into this range the output will go toward the positive supply voltage.

If you force either or both of the inputs into the second range, an internal diode will be turned "ON." Unless you externally limit the diode current to about 1 mA, the device will be destroyed. In either case, limited or unlimited input current, you cannot predict the output.

### HANDLING

You do not have to take any special precautions in handling the LF13741. It has JFET, as opposed to fragile MOSFET, inputs.

### **APPLYING POWER**

You should never: reverse the power supplies to the LF13741; plug a part in backwards in a powered socket or board; make the negative supply voltage more positive than an input voltage.

Any one of these supply conditions will forward bias an internal diode. If you have not externally limited the resulting current, the device will be destroyed.

### LAYOUT


To ensure stability of response you should take care with lead dress, component placement and power supply decoupling. For example, the body of feedback resistors (from output to input pins) should be placed close to the inverting input pin. Noise "pickup" and capacitance to ground from the input pin will be minimized—effects which are usually desirable.

Because of the very low input bias currents of the LF13741, special care should be taken in printed circuit board layouts to prevent unnecessary leakage from the input nodes, (see Typical Applications).

### **Application Hints** (Continued)

### FEEDBACK POLE

You create a feedback pole when you place resistive feedback around an amplifier. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency (a distinct possibility when using FET op amps), you should place a lead capacitor from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant (Figure 1).




TL/H/9296-9

Parasitic input capacitance C1 ≈ (3 pF for LF13741 plus any additional layout capacitance) interacts with feedback elements and creates undesirable high frequency pole. To compensate, add C2 such that: R2C2 ≈ R1C1.


### Typical Applications (Continued)

### Circuits Using Guard Rings to Prevent Leakage Currents Between Inputs and V-

### **Guarded Voltage Follower**





TL/H/9296-10




TL/H/9296-12

### **Guarded Inverting Amplifier**







### **Guarded Instrumentation Amplifier**



TL/H/9296-14

### Bridge Amplifier






TL/H/9296-16

- With the output having a 10k load resistor minimum pulse width to zero  $\approx$  800  $\mu s$
- . The capacitor on the output reduces the output switch glitch

# TIME 1/4 LF13333 15V 3 15V 3 15V 3 15V 3 15V 4 15V 4 15V 4 15V 4 15V 4 16V 4 1

TL/H/9296-17


### Ultra-Low (or High) Duty Cycle Pulse Generator



- $t_{\text{OUTPUT HIGH}} \approx \text{R1C } l \cdot \frac{4.8 2V_{\text{S}}}{4.8 V_{\text{S}}}$
- toutput low  $\approx$  R2C  $\ell$  n  $\frac{2V_S 7.8}{V_S 7.8}$ where  $V_S = V^+ + |V^-|$


- Time = C1/I<sub>1</sub> V<sub>THRESHOLD</sub>
   Output goes high on time out
- · Reverse op amp inputs for output low on time out
- C1 low leakage capacitor

### Up/Down Staircase Generator/Step and Hold




TL/H/9296-19

### **Supply Current Indicator/Limiter**



 $\bullet$   $V_{OUT}$  switches high when  $R_S\,I_S>\,V_D$ 


### Low Drift Adjustable Voltage Reference



- Trim 250k potentiometer for drift adjust
- Trim 100k potentiometer for V<sub>REF</sub> adjust


TL/H/9296-21

### **Low Drift Peak Detector**




\*Low leakage capacitor

### **Ultra-Low Drift Peak Detector**




- •By adding D1 and  $R_{\rm f}$ ,  $V_{\rm D1}=0$  during hold mode. Leakage of D2 provided by feedback path through  $R_{\rm f}$ .
- •Leakage of circuit is lB plus leakage of Ch.
- •D3 clamps  $\rm V_{OUT}$  A1 to  $\rm V_{IN}-\rm V_{D3}$  to improve speed and to limit the reverse bias of D2.
- •Maximum input frequency should be  $< 1/2\pi$  R<sub>f</sub> C<sub>D2</sub>, where C<sub>D2</sub> is the shunt capacitance of D2.

### Comparator with Offset Adjust for Hi-Z Inputs



 $V^- + 3V \le V_{(N)} \le V^+ + 0.1V$ 

### **Low Current Ammeter**




FULL SCALE	R <sub>F</sub>	RB
100 nA	1.5 <b>M</b>	1.5 <b>M</b>
500 nA	300k	300k
1 μΑ	300k	0
5 μΑ	60k	0
10 μΑ	30k	0
50 μA	6k	0
100 μΑ	3k	0


TL/H/9296-31

# **Typical Applications** (Continued)

### Long Time Integrator




### **Precision Current Sink**



 $I_{OUT} = \frac{V_{IN}}{R}$ , where  $I_{OUT} \le I_{DSS}$ 

TL/H/9296-27


### Photo Cell Amplifier (I to V Converter)



TL/H/9296-29

# Connection Diagrams (Top Views)

### TO-99 Metal Can Package




TL/H/9296-30

Note: Pin 4 connected to case.

Order Number LF13741H
See NS Package Number H08C

### Dual-In-Line Package



Order Number LF13741N See NS Package Number N08E