LC898240 Advance Information High Efficient Stepper Motor Controller

Overview

The LC898240 is a current controller IC for a stepper motor, co-working with a conventional driver. It provides additional functions to a stepper motor control system. The drive current of a motor coil is adopted for the motor load, so that minimize the waste of power. By this current control, the stepper motor moves smoothly. And, it gives higher efficiency power consumption, lower acoustic noise, lower vibration and lower heat generation.

The LC898240 also provides speed acceleration profile control function and step-out detection/prevention. These functions can be configured by the registers through an SPI serial port interface flexibly. The preset parameters and configuration can be stored to the companion non-volatile memory.

The LC898240 consists of the monitor inputs from motor terminal, serial port inter face, the step control signal inputs from a microprocessor and the outputs to a stepper motor driver. The topology of a microprocessor, a stepper motor driver and LC898240, can be arranged to match various drivers and system architecture. Thus, it can be used as an interface converter between a microprocessor and a driver with the advanced control functions.

Features

- Unipolar and bipolar motor applicable
- Supported excitation mode:
 - Half step
 - Quarter step
 - o 1/8 step
 - o 1/16 step
 - Full step (high efficient function not applicable)
- SPI interface for the motor control and setting
- Interface for the driver control
- Non-volatile memory (E2PROM)
 - Setting of the controller
 - o Acceleration curve: 9 curves, 440 steps for each

Recommended Stepper Motor Driver

- LV8726TA
- LV8736V
- LV8740V
- STK672-6XXX
- STK672-4XXX

Typical Applications

- Multi-Function Printer
- Consumer




www.onsemi.com

PACKAGE PICTURE



SQFP48 0.5mm pitch

MARKING DIAGRAM



Y: Year MM: Month XXX: ID

ORDERING INFORMATION

Ordering Code: LC898240-2H (tray) LC898240-WH (reel)

Package SQFP48 (Pb-Free / Halogen Free)

Shipping (Qty / packing) 1250 / Tray 1000 / Tape & Reel

† For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://www.onsemi.com/pub_link/Collateral/BRD8011-D.PDF

This document contains information on a new product. Specifications and information herein are subject to change without notice.




Figure 1 LC898240 Block Diagram

APPLICATION BLOCK DIAGRAM




Figure 2 Example of SPI control for IO port control driver




Figure 3: LC898240 Pinout

NUMBER	NAME	TYPE	NUMBER	NAME	TYPE
1	HOLD	I	48	MD0	B(I)
2	OE	B(I)	47	MD1	B(I)
3	RSTO	0	46	MD2	B(I)
4	FR	B(I)	45	ST	B(I)
5	STP	0	44	DVDD2	Р
6	DVSS	Р	43	STS0	0
7	DVDD1	Р	42	STS1	0
8	RSTI	I	41	SO	0
9	SO_M	I	40	SI	I
10	CSB_M	0	39	SCK	I
11	CSB_E	I	38	CSB	I
12	SO_E	0	37	DVDD1	Р
13	GAD	I	36	START	I
14	RSB	I	35	NC	-
15	CLK	I	34	WSEL0	I
16	TSMOD	I	33	WSEL1	I
17	VREFI	I	32	NC	-
18	VREFO	0	31	DVSS	Р
19	ADCI	I	30	WSEL2	I
20	AVSS	Р	29	WSEL3	I
21	AVDD	Р	28	INTP0	I
22	AMPO	0	27	INTP1	I
23	OUTAI		26	NC	-
24	OUTBI		25	WP	

Where,

I : input O: output B(I) : bidirectional (input at reset) B(O) : bidirectional (output at reset) P: power supply Termination of unused pins

O: open

I : pull-up or pull-down if no on-chip pull-up/down

B: open (on-chip pull-down installed)

PIN DESCRIPTION

1. HOLD Hold E2PROM. It must be connected to DVDD1. For more detail, see the E2PROM datasheet.

2. OE

Output Enable

- For IO port control mode:
 - bit OERST = 0: OE acts as an input.
 - bit OERST = 1: OE acts as an output with respect to the pin ST transparently.
- For register control mode:
 - OE outputs the value of the bit OE_REG.

3. RSTO

Driver Reset Output

To force synchronization of the step position with the driver, the driver reset pulse is output once an electrical cycle, while the bit RSTAD is set 1. For IO port control mode:

- RSTO outputs with respect to the pin RSTI transparently.

For register control mode:

- RSTO outputs the value of the bit RST_REG.

4. FR

Rotation Direction

- For IO port control mode:
 - Input
- For register control mode: - FR outputs the value of the bit FR_REG.

5. STP

Step Pulse Output

6. DVSS

Digital Ground

7. DVDD1

Power Supply for the E2PROM and the Digital Portion of the Main Chip

8. RSTI

Driver Reset Input for IO Port Control Mode For register control mode, it is ignored.

- 9. SO_M and 12. SO_E E2PROM output. They must be connected on a board.
- 10. CSB_M and 11. CSB_E E2PROM chip select pins. They must be connected on a board.

13. GAD

High Efficient Current Control Mode The adaptive motor current control mode is enabled by GAD = H or the bit $GAD_REG = 1$.

14. RSB

System Reset Input LC898240 is reset by RSB = L. After the reset is released, it will start the E2PROM data download to the registers.

15. CLK

Clock Input Frequency range is from 840kHz through 10MHz

16. TSMOD

Test Mode It must be connected to DVSS or open.

17. VREFI

Reference Voltage Input It must be connected to AVDD.

- 18. VREFO Current Control Reference Voltage Output
- 19. ADCI

ADC Input

- 20. AVSS Ground of the Analog Portion
- 21. AVDD Power Supply for the Analog Portion
- 22. AMPO Amplifier Output
- 23. OUTAI and 24. OUTBI Motor Signal Input
- 25. WP

Write Protection of E2PROM

26. NC, 32. NC and 35. NC No Connection

27. INTP1 and 28. INTP0

Interpolation Setting for the Acceleration Curve For IO port control mode:

- INTP[1:0] = 0h: not interpolation
- INTP[1:0] = 1h: interpolate 1 point between the steps based on E2PROM data
- INTP[1:0] = 2h: interpolate 3 point between the steps based on E2PROM data
- INTP[1:0] = 3h: interpolate 7 point between the steps based on E2PROM data

For register control mode, it is ignored.

29. WSEL3, 30. WSEL2, 33. WSEL1 and 34. WSEL0

Acceleration Curve Selection

For IO port control mode:

- WSEL[3:0] = 0h: the acceleration curve #0
- WSEL[3:0] = 1h: the acceleration curve #1
- WSEL[3:0] = 2h: the acceleration curve #2
- WSEL[3:0] = 3h: the acceleration curve #3
- WSEL[3:0] = 4h: the acceleration curve #4
- WSEL[3:0] = 5h: the acceleration curve #5
- WSEL[3:0] = 6h: the acceleration curve #6
- WSEL[3:0] = 7h: the acceleration curve #7
- WSEL[3:0] = 8h: the acceleration curve #8
- WSEL[3:0] = 9h Fh: N.A.

31. DVSS

Digital Ground

36. START

Motor Rotation Control

The bit STPSEL = 0: START acts as the step pulse input

The bit STPSEL = 1: START acts as the start/stop command input

37. DVDD1

Power Supply for the E2PROM and the Digital Portion of the Main Chip

- 38. CSB, 39. SCK, 40. SI and 41. SO SPI Interface
- 42. STS1 and 43. STS0 Status Output of LC898240
- 44. DVDD2

Power Supply for the Digital Portion of the Main Chip

45. ST

Driver Standby

- For IO port control mode:
 - The bit DERST = 0: ST signal input
 - The bit DERST = 1: ST signal input to output to OE

For register control mode:

- ST outputs the value of the bit ST_REG.
 - For the unipolar driver STK672-XXXX, this pin must be open.

46. MD2, 47. MD1 and 48. MD0

Mode Switch

_

For IO port control mode: MD signal input For register control mode: the value of the register MD_REG is output.

ABSOLUTE MAXIMUM RATINGS (Note 1)

Parameter		Pins	Ratings	Unit
Supply voltage		DVDD1	-0.3 to 4.6	V
		DVDD2	-0.3 to 6.0	V
		AVDD	-0.3 to 4.6	V
Input/output voltage	V _{INd1} , V _{OUTd1}		-0.3 to DVDD1 + 0.3	V
	VINd1t		-0.3 to 6.0	V
	V _{INd2} , V _{OUTd2}		-0.3 to DVDD2 + 0.3	V
	V _{INa} , V _{OUTa}		-0.3 to AVDD + 0.3	V
Input/output current	l _i , l _o		±20	
Storage temperature	T _{stg}		-55 to 125	°C
Operating ambient temperature	T _{opg}		-40 to 85	°C

1. Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

ELECTRICAL CHARACTERISTICS T_a: -40 to 85°C (Note 2)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Supply-voltage range	DVDD1	$ DVDD1 - AVDD \le 0.3$	3.0	3.3	3.6	V
	DVDD2	DVDD1 ≤ DVDD2 + 0.3 AVDD ≤ DVDD2 + 0.3	3.0	3.3	5.5	V
		DVDD1 – AVDD ≤ 0.3	3.0	3.3	3.6	V
DIGITAL INPUTS (HOLD,	WP, CSB_E)					
High level input voltage	V _{IH}		0.7 × DVDD1		DVDD1	V
Low level input voltage	VIL		0		0.3 × DVDD1	V
DIGITAL INPUTS (CLK)						
High level input voltage	V _{IH}		0.7 × DVDD1		5.5	V
Low level input voltage	VIL		0		0.2 × DVDD1	V
DIGITAL INPUTS (RSB, F	RSTI, GAD, TSMO	D, START, SO_M, WSEL3,	WSEL2, WSE	L1, WSE	L0, INTP1, IN	TP0)
High level input voltage	V _{IH}		0.75 × DVDD1		5.5	V
Low level input voltage	VIL		0		0.15 × DVDD1	V
DIGITAL INPUTS (CSB, S	SCK, SI, OE, FR, S	ST, MD2, MD1, MD0)				
High level input voltage	V _{IH}		0.75 × DVDD2		DVDD2	V
Low level input voltage	V _{IL}		0		0.15 × DVDD2	V
DIGITAL OUTPUTS (SO_	E)					
High level output voltage	V _{OH}	I _{OH} = -2mA	0.8 × DVDD1			V
Low level output voltage	V _{OL}	$I_{OL} = 2mA$			0.4	V
DIGITAL OUTPUTS (CSB	_M)					
High level output voltage	V _{OH}	I _{OH} = -2mА	DVDD1 - 0.4			V
Low level output voltage	V _{OL}	$I_{OL} = 2mA$			0.4	V
DIGITAL OUTPUTS (RST	O, STP, STS1, ST	S0, SO, OE, FR, ST, MD2, N	ID1, MD0)			
High level output voltage	V _{OH}	I _{OH} = -2mA	DVDD2 - 0.4			V
Low level output voltage	V _{OL}	$I_{OL} = 2mA$			0.4	V

Continued on next page

Parameter	Symbol	Condition	Min	Тур	Max	Unit
MOTOR SIGNAL INPUTS	OUTAI, OUTBI)				
Input voltage range	V _{OUTI}	T _a : -40 to 85°C	0		AVDD	V
AMPLIFIER OUTPUT (AM	IPO)					
Output voltage range	VAMPO	T _a : -40 to 85°C	0		AVDD	V
Maximum gain	G _{HAMPO}	T _a = 25°C		16		V/V
Minimum gain	G _{LAMPO}	$T_a = 25^{\circ}C$		1		V/V
ADC INPUTS (ADCI)						
Input voltage range	V _{ADCI}	T _a : -40 to 85°C	0		AVDD	V
ADC offset error	IL _{ADCI}	T _a = 25°C			±2.0	LSB
ADC differential non-linearity	DIL _{ADCI}	$T_a = 25^{\circ}C$			±1.0	LSB
REFERENCE VOLTAGE	NPUT (VREFI)					
Input voltage range	V _{VREFI}	T _a : -40 to 85°C		AVDD	AVDD	V
REFERENCE VOLTAGE	OUTPUT (VREF	0)				
Output voltage range	V _{VREFO}	T _a : -40 to 85°C AVDD = 3.3V VREFI = 3.3V	0.24		3.07	V
DAC integral non-linearity	INLVREFO	$T_a = 25^{\circ}C$			±2.0	LSB
DAC differential non-linearity	DNL _{VREFO}	$T_a = 25^{\circ}C$			±1.0	LSB
DAC zero scale voltage	V _{ZVREFO}	$T_a = 25^{\circ}C$	0.14	0.24	0.34	V
DAC full scale voltage	V _{FVREFO}	$T_a = 25^{\circ}C$	2.97	3.07	3.17	V

 Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

FUNCTIONAL DESCRIPTON

Control Functions

LC898240 provides the following control functions.

- (1) Driver Control: It controls a stepper motor driver connected to LC898240.
- (2) Programmable Speed Control: The step pulses are generated based on the target speed and acceleration/deceleration curve.
- (3) High Efficient Current Control: The motor driving current is adapted against the load, and it gives high power efficiency.

Power On/Off

Ideally, he power should be supplied to DVDD1, AVDD, DVDD2 and driver at the same time. But, if the simultaneity is impossible, the power-on sequence must be conformed to the following order within 100ms.

DVDD1 > AVDD > DVDD2 > driver The power-off should also be done at the same time as well as power-on. And, the power-off sequence must be conformed to the following order within 100ms. Driver > DVDD2 > AVDD > DVDD1

Speed Acceleration Control

This function is activated by set 1 to the bit STPSEL. When the pin START is set H, or bit START_REG is set 1, the step pulses are generated and output to the pin STP, based on the acceleration curve data written in the E2PROM.

Current Control

The motor current is adjusted by the reference voltage at the pin VREFO driven by 8-bit DAC.

REGISTER DESCRIPTION

E2PROM

Register Map

Addre ss from	to	Description
0000h	002Fh	initial default settings for the main chip registers
0030h	003Fh	unused (filled by FFh)
0040h	03AFh	acceleration curve #0
03B0h	03BFh	unused (filled by FFh)
03C0h	072Fh	acceleration curve #1
0730h	073Fh	unused (filled by FFh)
0740h	0AAFh	acceleration curve #2
0AB0h	0ABFh	unused (filled by FFh)
0AC0h	0E2Fh	acceleration curve #3
0E30h	0E3Fh	unused (filled by FFh)
0E40h	11AFh	acceleration curve #4
11B0h	11BFh	unused (filled by FFh)
11C0h	152Fh	acceleration curve #5
1530h	153Fh	unused (filled by FFh)
1540h	18AFh	acceleration curve #6
18B0h	18BFh	unused (filled by FFh)
18C0h	1C2Fh	acceleration curve #7
1C30h	1C3Fh	unused (filled by FFh)
1C40h	1FAFh	acceleration curve #8
1FB0h	1FFFh	unused (filled by FFh)

Initial Default Settings

After the reset is released, the data written in the address 0000h to 002Fh of the E2PROM will be downloaded to the same address of the main chip registers. This function allows to set the initial default value for the registers. The register setting can be overwritten through the SPI.

Acceleration Curve

The E2PROM has the registers for nine acceleration curves with 440 steps for each. The step interval time is represented in 16-bit code.

 $T_{STP} = (D_{ROM} + 1) \times T_{CLK}$ Where.

 T_{STP} : step interval time [s]

 D_{ROM} : E2PROM data. MSB in even address, and LSB in odd address.

 T_{CLK} : clock period [s]

The end of the acceleration curve sequence is set by $D_{ROM} = FFFFh$, and the motor rotation is kept in the constant speed.

Main Chip Register

Register Map

ADDR[6:0]	Register Name	Default	Function	R/W
0000h	AIFSEL	00h	acceleration control interface configuration	R/W
0001h	START	00h	start/stop acceleration control	R/W
0002h	WSEL	00h	acceleration curve selection	R/W
0003h	INTP	00h	interpolation setting between steps	R/W
0004h	DSKIP	00h	skip setting at deceleration	R/W
0005h	SETST	00h	wait time for acceleration	R/W
0006h	SETED	00h	wait time for stop	R/W
0007h	STMODE	00h	constant speed period programming mode selection	R/W
0008h	STCNTL	00h	step counts for constant speed period (LSB)	R/W
0009h	STCNTH	00h	step counts for constant speed period (MSB)	R/W
0010h	DPSTG	00h	driver initial setting	R/W
0011h	DTSTG	00h	driver active setting	R/W
0012h	GCKRTO	00h	clock setting	R/W
0013h	GADSLIM	00h	speed setting for high efficient mode	R/W
0014h	GPSTG	00h	initial setting for High efficient mode	R/W
0015h	NMBUSTG	00h	NM/BU setting	R/W
0016h	BDSTG	00h	BD setting	R/W
0017h	SOSTG	00h	step out detection setting	R/W
0018h	GADMAX	00h	upper limit of VREFO level	R/W
0019h	GADSTOP	00h	VREFO level setting at motor stop	R/W
001Ah	GADSTAT	00h	FF value	R/W
001Bh	ADTDLT	00h	AD increment value target	R/W
001Ch	ADTBSE	00h	AD base value target	R/W
001Dh	ADTLIM	00h	AD minimum value target	R/W
001Eh	ADMDRTO2	00h	excitation mode ratio setting #2	R/W
001Fh	ADMDRTO3	00h	excitation mode ratio setting #3	R/W
0020h	ADMDRTO4	00h	excitation mode ratio setting #4	R/W
0021h	ADBURTO	00h	burst up threshold	R/W
0022h	ADSTO	00h	AD step out level	R/W
0023h	IPSTG	00h	analog portion	R/W
0024h	STSSEL	00h	status out setting	R/W
0025h	IFSEL	00h	interface setting	R/W
0030h	STS	-	status	R
0031h	PHSCNT	-	phase	R
0032h	SPDCEF	-	speed coefficient	R
0033h	ADDAT_LT_ADJ	-	ADC judgement point voltage	R
0034h	GADDAT	-	VREFO coefficient	R

Register Function Description

AIFSEL: acceleration control interface configuration (R/W)

Γ	Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	Audress	Delault	Diti	Dito	Dito	Dit4	Dito	Ditz	DILI	Dito
	0000h	00h	-	-	-	-	-	-	-	AIFSEL
_	AIDODI	0.1/0	. 1 1					1 /0		

AIFSEL = 0: I/O port control mode, using pins; START, WSEL3/2/1/0 and INTP1/0.

AIFSEL = 1: register control mode, using registers; START_REG, WSEL_REG and INTP_REG.

START: start/stop acceleration control (R/W)

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0001h	00h	-	-	-	-	-	-	-	START_REG

It is effective during the register control mode (AIFSEL = 1).

Set START_REG from 0 to 1 during motor stop: start acceleration

Set START_REG from 1 to 0 during motor running in the constant speed: start deceleration

WSEL	SEL acceleration curve selection (R/W)											
Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
0002h	00h	-	-	-	-		WSEL_F	REG[3:0]				
It is effecti	ve during th	e register co	ontrol mode	(AIFSEL =	1).							
WSEL_RE	WSEL_REG[3:0] = 0h: the acceleration curve $\#0$											
	WSEL_REG[3:0] = 1h: the acceleration curve #1											
	WSEL_REG[3:0] = 2h: the acceleration curve $#2$											
	$VSEL_REG[3:0] = 3h$: the acceleration curve #3											
		: the accele										
	VSEL_REG[3:0] = 5h: the acceleration curve #5											
	WSEL_REG[3:0] = 6h: the acceleration curve #6 WSEL_REG[3:0] = 7h: the acceleration curve #7											
		1: the accele										
	EG[3:0] = 81 EG[3:0] = 91			#0								
WDLL_RI	20[3.0] – 71	1 111. 19.23.										
INTP	interpolation	n setting bet	ween steps	(R/W))							
Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
0003h	00h	-	-	-	-	-	-	INTP_R	EG[1:0]			
It is effecti	ve during th	e register co	ontrol mode	(AIFSEL =	1).							
		not interpol										
	INTP_REG[1:0] = 1h: interpolate 1 point between the steps based on E2PROM data											
	$INTP_REG[1:0] = 2h$: interpolate 3 point between the steps based on E2PROM data											
INTP_REC	INTP_REG[1:0] = $3h$: interpolate 7 point between the steps based on E2PROM data											
DSKIP	skip setting	at decelerati	on (R/W	7)								

DSIXII	skip setting	at accelerati)					
Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0004h	00h	-	-	-	-	-	-	DSKI	P[1:0]

The number of skip of the acceleration curve data for deceleration

DSKIP = 0: no skip

DSKIP = 1: 1 point skip

DSKIP = 2: 2 points skip

DSKIP = 3: 3 points skip

SETST wait time for acceleration R/W

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0005h	00h				SETS	T[7:0]			

Waiting time for acceleration

 $T_{WAIT} = T_{INIT} \times SETST[7:0]$

Where,

 T_{WAIT} : waiting time [s]

 T_{INIT} : initial acceleration pulse width [s]

SETED wait time for stop R/W

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0006h	00h				SETE	D[7:0]			

Waiting time for stop $T_{WAIT} = T_{INIT} \times SETED[7:0]$ Where, T_{WAIT} : waiting time [s]

 T_{INIT} : initial acceleration pulse width [s]

STMODE constant speed period programming mode selection (R/W)

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0007h	00h	-	-	-	-	-	-	-	STMODE

STMODE = 0: continue rotation at the constant speed after the acceleration until START = 0

STMODE = 1: rotate at the constant speed after the acceleration for the number of steps which is set in the register STCNT, followed by automatic deceleration and stop

START must be set 0 after the motor stops.

_	STCNTL	step counts f	for constant	speed perio	d (LSB)	(R/W)				
	Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	0008h	00h				STCN	T[7:0]			

STCNTL step counts for constant speed period (MSB) (R/W)	STCNTL step	counts for constant	speed period	(MSB)	(R/W)
--	-------------	---------------------	--------------	-------	-------

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0009h	00h	-	-	-	-	-	-	-	STCNT[8]
The number of store for the constant models STMODE 1									

The number of steps for the constant speed in STMODE = 1STCNT must not be zero.

SICNI must not be zero.

DPSTG driver initial setting (R/W)

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0010h	00h	RSTIV	RSTPHS	RSTAD	OERST	OEIV	OEMV	MDSEL[1:0]	

RSTIV

Polarity of RST signal.

RSTIV = 0: low active (reset by L)

RSTIV = 0: high active (reset by H)

RSTPHS

Synchronize with driver

RSTPHS = 0: reset at 315 degree

RSTPHS = 1: reset at 315 degree for full step excitation mode, reset at 0 degree for others

RSTAD

Reset phase adjustment

RSTAD = 0: no adjustment for bipolar driver

RSTAD = 1: adjustment enabled for unipolar driver

OERST

OE signal control

OERST = 0: no OE signal control. The pin OE is switched to input of OE signal during I/O port control mode OERST = 1: activate OE single control. The pin OE is switched to output of OE signal. The pin ST is the OE signal input

OEIV

OE signal polarity

OEIV = 0: high active

OEIV = 1: low active

OEMV

OEMV = 0: ignore step pulse while the output is disabled

OEMV = 1: advance phase with respect to the step pulse input even though the output is disabled

MDSEL[1:0]

MDSEL = 0h

MD = 0h: full step, both edges

MD = 1h: half step, both edges

MD = 2h: full step, rising edge

MD = 3h: half step, rising edge

MD = 4h: quarter step, both edges

MD = 5h: 1/8 step, both edges

MD = 6h: quarter step, rising edge

MD = 7h: 1/8 step, rising edge

Pin connection LC898240 pin MD2 --- open LC898240 pin MD1 --- STK672-6XXX pin MODE2 LC898240 pin MD0 --- STK672-6XXX pin MODE1 MDSEL = 1hMD = 0h: half step, both edges MD = 1h: quarter step, both edges MD = 2h: 1/8 step, both edges MD = 3h: 1/16 step, both edges MD = 4h: full step, rising edge MD = 5h: half step, rising edge MD = 6h: quarter step, rising edge MD = 7h: 1/8 step, rising edge Pin connection LC898240 pin MD2 --- STK672-4XXX pin MODE3 LC898240 pin MD1 --- STK672-4XXX pin MODE2 LC898240 pin MD0 --- STK672-4XXX pin MODE1 MDSEL = 2hMD = 0h: full step, rising edge MD = 1h: half step, rising edge MD = 2h: quarter step, rising edge MD = 3h: 1/8 step, rising edge MD = 4h: full step, rising edge MD = 5h: half step, rising edge MD = 6h: quarter step, rising edge MD = 7h: 1/16 step, rising edge Pin connection LC898240 pin MD2 --- open

LC898240 pin MD2 --- open LC898240 pin MD1 --- LV8736V pin MD2 LC898240 pin MD0 --- LV8736V pin MD 1

MDSEL = 3h

MD = 0h: full step, rising edge MD = 1h: half step, rising edge MD = 2h: half step, rising edge MD = 3h: quarter step, rising edge MD = 4h: full step, rising edge MD = 5h: half step, rising edge MD = 6h: quarter step, rising edge MD = 7h: half step, rising edge

Pin connection LC898240 pin MD2 --- open LC898240 pin MD1 --- LV8740V pin MD2 LC898240 pin MD0 --- LV8740V pin MD 1

DTSTG driver active setting (R/W)

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0011h	0011h 00h GAD_REG ST_REG			RST_REG	OE_REG	FR_REG	ME	_REG[2	2:0]

GAD_REG

Enable/disable the high efficient (adaptive current control) function Enabled when bit GAD_REG = 1 or pin GAD = H ST REG

Outputs ST signal from the pin ST during the register control mode When it used with the unipolar driver STK672-XXXX, ST_REG value must be same as bit RST_REG. During IO port control mode, ST_REG is ignored.

RST_REG

Outputs RST signal from the pin RSTO during the register control mode During IO port control mode, RST_REG is ignored.

OE_REG

Outputs OE signal from the pin OE during the register control mode During IO port control mode, OE_REG is ignored.

FR_REG

Outputs FR signal from the pin FR during the register control mode During IO port control mode, FR REG is ignored.

MD_REG[2:0]

Outputs MD signal from the pins MD2, MD1 and MD0 during the register control mode During IO port control mode, MD_REG is ignored.

GCKRTOclock setting	(R/W)
OCIAR I OCIOCK Setting	(1 , 1 , 1 , 1)

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0012h	00h	-	-			GCKR	TO[5:0]		

GCKRTO[5:0]

Defines the ratio between CLK and virtual clock (GCK = 840kHz)

 $\frac{f_{gck}}{f_{clk}} = 2^{-1}GCKRTO[5] + 2^{-2}GCKRTO[4] + \dots + 2^{-6}GCKRTO[0]$

For example, in case of a clock of 4MHz at the pin CLK,

$$\frac{f_{gck}}{f_{clk}} = \frac{0.84}{4} = 0.21$$

GCKRTO[5:0] = 0Dh \rightarrow 0.203125

The virtual step pulse velocity is defined by,

 $f_{VSTP} = \frac{f_{STP} \times f_{gck}}{f_{clk} \times GCKRTO[5:0] \times k_{MD}}$ $f_{VSTP}: \text{ virtual step pulse velocity [pps]}$ $f_{STP}: \text{ step pulse velocity [pps]}$

 k_{MD} : excitation mode factor (1 for half, 2 for quarter, 4 for 1/8 and 8 for 1/16 step)

GADSLIM speed setting for smooth stepper mode (R/W)

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0013h	00h	-	GADAC			GADSL	IM[5:0]	1	

GADAC

The high efficient mode (adoptive current control) and the acceleration control works concurrently.

GADAC = 0: not concurrent

GADAC = 1: high efficient mode activated after the acceleration completed

GADSLIM

The high efficient mode is activated when the motor speed is faster than the speed specified by GADSLIM. For example, to specify the virtual step pulse speed threshold 1900pps, set 0Bh for GADSLM[5:0].

GPSTG	initial setting for high efficient mode	(R/W)
-------	---	-------

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0014h	00h	-	GADPHS	GADN	JM[1:0]		OVPSL	.IM[3:0]	

GADPHS

Defines the motor signal for OUTAI and OUTBI GADPHS = 0: phase B (phase OUT2) GADPHS = 1: phase A (phase OUT1) GADNUM VREFO control frequency (over sampling) GADNUM = 0h: default GADNUM = 1h: 2x GADNUM = 2h: 4x GADNUM = 3h: 8x OVPSLIM

ADCI waveform tuning

NMBUST	G N	M/BU settir	ng (R/W	7)					
Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0015h	00h	-	NMSEL	NMST	EP[1:0]	BUEN	E	BUSTEP[2:0]	
NMSEL									
	FO adjust m EL = 0: con								
		erential type							
NMSTEP	1. uiii	erennar type							
	FO adjust st	ep							
	EL = 0 nmstep –	0h: 1/256 o	f VREEO fu	ll scale volt	ane				
		1h: 2/256 of			-				
		2h: 4/256 o			0				
	NMSTEP = EL = 1	3h: 8/256 of	f VREFO fu	ll scale volt	age				
		0h: (ltarget	– judge poir	$ t /32) \times (1)$	/256 of VRF	EFO full scal	e voltage)		
						EFO full scal			
						FO full scale			
BUEN	NMSTEP =	3h: (target	– judge poir	$ t /4) \times (1/2)$	256 of VRE	FO full scale	voltage)		
	N = 0: burst	t up off							
BUE	N = 1: burst								
BUSTEP									
		ent resolution 256 of the V		1	e				
		/256 of the V							
		256 of the V		-					
		6/256 of the 2/256 of the			-				
		4/256 of the			0				
BUS	$\Gamma EP = 6h: 12$	28/256 of th	e VREFO fu	ll scale volt	age				
BUS	$\Gamma EP = 7h: 2$	56/256 of the	e VREFO ft	ill scale volt	age				
BDSTG	BD setting	(R/	W)					· · · · · · · · · · · · · · · · · · ·	
Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0016h	00h	-	BDSEL	BDNU	M[1:0]	BDEN	E	BDSTEP[2:0]	
BDSEL	down condi	itian							
	down condi EL = 0: high	luon er voltage th	nan the judg	ement point					
		CI waveform		rune hour					
BDNUM									
	oust down co on is activation	-	ifier: when	the event co	nsecutively	repeated for	the following	ng number of	f times, this
	UM = 0h: tv								
BDN	UM = 0h: 4	times							
	UM = 0h: 8								
BDEN	$\mathbf{UM} = \mathbf{0h}: 1$	b times							
	N = 0: burst	down deacti	ivated						
	N = 1: burst	down activa	ited						
BDSTEP	70 adjustma	mt magalutio	n at tha buat	down					
		ent resolution 256 of the V			e				
		2/256 of the		-					
		6/256 of the			-				
		4/256 of the 2/256 of the			-				
		$\frac{2}{256}$ of the $\frac{8}{256}$ of the							
BDS	ΓEP = 6h: 64	4/256 of the	VREFO ful	l scale volta	ge				
BDS	$\Gamma EP = 7h: 90$	6/256 of the	VREFO ful	l scale volta	ge				

SOSTG	step out detection setting	(R/W)
00010	step out detection setting	(10/11)

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0017h	00h	-	-	-	-	-	SOMD	SON	NUM

SOMD

SOMD = 0: set the flag STPOUT = 1 whenever the step out is detected

SOMD = 1: latch the flag STPOUT = 1 when the step out is detected, and clear the flag by RST or ST reset SONUM

The step out detection qualifier: when the event consecutively repeated for the following number of times, the step out detection is flagged.

SONUM = 0h: once

SONUM = 1h: twice

SONUM = 2h: 8 times

SONUM = 3h: 16 times

GADMAX upper limit of VREFO level (R/W)

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0018h	00h		GADMAX[7:0]						

GADMAX[7:0]

Upper limit of VREFO voltage level

$$V_{LIMIT} = V_{FULL} \times \frac{GADMAX}{256}$$

GADSTOP VREFO level setting at motor stop (R/W)

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0019h	00h				GADST	OP[7:0]			

GADSTOP

VREFO voltage level during motor stop (RDY = L and MACT L)

$$V_{----} = V_{-----} \times \frac{GADSTOP}{GADSTOP}$$

 $V_{STOP} = V_{FULL} \times \frac{1}{256}$

GADSTOP value must be equal to or less than GADMAX. If this function is not used, set the same value to GADSTOP as GADMAX.

GADSTAT FF value (R/W)

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
001Ah	00h				GADST	AT[7:0]			

GADSTAT

The initial value of VREFO for the high efficient mode as feedforward control

 $V - V \times \frac{GADSTAT}{STAT}$

$$v_{FF} - v_{FULL} \wedge 256$$

GADSTAT value must be equal to or less than GADMAX. If this function is not used, set the same value to GADSTAT as GADMAX.

ADTDLT AD increment value target (R/W)

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
001Bh	00h				ADTDL	_T[7:0]			

See the illustration below.

ADTBSE AD base value target (R/W)


Address De	efault Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
001Ch (00h			ADTBS	SE[7:0]			

See the illustration below.

ADTLIM AD minimum value target (R/W)

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
001Dh	00h				ADTLI	M[7:0]			

See the illustration below.



ADMDDTO	· · · · · · · · · · · · · · · · · · ·	
ADMDRTO2	excitation mode ratio setting #2	(R/W)

001Eh 00h ADMDRTO2[5:0]	Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	001Eh	00h	-	-			ADMDR ⁻	TO2[5:0]		

ADMDRTO2[5:0]

The target value ratio between half step and quarter step excitation mode

ratio = $2^{-1}ADMDRTO2[5] + 2^{-2}ADMDRTO2[4] + \dots + 2^{-6}ADMDRTO2[0]$

ADMDRT	'O3 ex	citation mo	de ratio setti	ing #3	(R/W)				
Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
001Fh	00h	-	-			ADMDR	TO3[5:0]		
ADMODT									

ADMDRTO3[5:0]

The target value ratio between half step and 1/8 step excitation mode

ratio = $2^{-1}ADMDRTO3[5] + 2^{-2}ADMDRTO3[4] + \dots + 2^{-6}ADMDRTO3[0]$

ADMDRTO4	excitation mode ratio setting #4	(R/W)
----------	----------------------------------	-------

Address D	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0020h	00h	-	-	ADMDRTO4[5:0]					

ADMDRTO4[5:0]

The target value ratio between half step and 1/16 step excitation mode

ratio =
$$2^{-1}ADMDRTO4[5] + 2^{-2}ADMDRTO4[4] + \dots + 2^{-6}ADMDRTO4[0]$$

ADBURTO burst up threshold (R/W)

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0021h	00h	-	-	ADBURTO[5:0]					

ADBURTO[5:0]

The target value ration against the burst up threshold

ratio = $2^{-1}ADBURTO[5] + 2^{-2}ADBURTO[4] + \dots + 2^{-6}ADBURTO[0]$

ADSTO	AD step out level	(R/W)
-------	-------------------	-------

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0022h	00h				ADST	O[7:0]			

ADSTO[7:0]

The code for tentative step out judgement

IPSTG (R/W)analog portion

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0023h	00h	-	-	ADCWDT[2:0]				AMPGN[2:0]	

ADCWDT[2:0]

Analog characteristics setting

It must be 2.

AMPGN[2:0]

Gain of the amplifier for AMPO output AMPGN = 0h: 1xAMPGN = 1h: 2xAMPGN = 2h: 4xAMPGN = 3h: 8x

AMPGN = 4h: 16x

AMPGN = 5h to 7h: inhibited

STSSEL status out setting (R/W)

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0024h	00h		STS1S	EL[3:0]			STS0S	EL[3:0]	

STS1SEL[3:0]

Status signal selection for the pin STS1

STS0SEL[3:0]

Status signal selection for the spin STS0

The spins STS1 and STS0 get H during E2PROM down load, after the reset by RSB is released.

STS1SEL = 0h: L

STS1SEL = 1h: RDY

STS1SEL = 2h: MACT

STS1SEL = 3h: ACB

STS1SEL = 4h: MONI (driver home position)

STS1SEL = 5h: STPOUT (step out detected)

STS1SEL = 6h: GAD EN (high efficient mode)

STS1SEL = 7h: ADJ EN (VREF adjusted)

STS1SEL = Ah: BSTDWN (bust down)

STS1SEL = Bh: BSTUP (burst up) STS1SEL = Ch to Fh: not allowed

IFSEL	interface set	ting (R/	W)			
Address	Default	Bit7	Bit6	Bit5	Bit4	

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0025h	00h	-	-	-	-	-	-	STPSEL	IFSEL
STPSFI									

SEL

Step pulse source selection

STPSEL = 0: input from external through the pin START

STPSEL = 1: acceleration control mode. The step pulse is generated by the acceleration controller. The pin START is used for acceleration start (START = H) and deceleration start (START = L)

IFSEL

Control mode selection

IFSEL = 0: IO port control mode

Input pins: ST, FR, MD2, MD1, MD0, and either OE (OERST = 0) or ST (OERST = 1, OE output) Registers ST_REG, RST_REG, OE_REG, FR_REG and MD_REG are ignored.

IFSEL = 1: register control mode

Outputs ST, FR, MD2, MD1, MD0, OE and RSTO are driven by ST_REG, FR_REG, MD_REG, OE REG and RST REG.

STS (Read Only) status

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0030h	00h	-	GAD_EN	STPOUT	MONI	ACB	MACT	RDY	INIT

GAD_EN

1: the high efficient mode

STPOUT

1: step out detected

MONI

1: driver home position

ACB

1: acceleration completed

MACT

1: motor active excluding wait time

0: motor inactive

If the acceleration function is not used, set 1 by step pulse input, and set 0 when speed gets lower than approximately 350pps (pulse interval equivalent to half step).

RDY

1: motor active including wait time

INIT

1: E2PROM download on-going

PHSCNT phase (Read Only)

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0031h	00h	-	-	PHSCNT[5:0]					
PHSCNT									

Phase count

phase = $360^{\circ} \times \frac{PHSCNT[5:0]}{64}$

SPDCEF speed coefficient (Read Only)

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0032h	00h	-	-	SPDCEF[5:0]					

SPDCEF[5:0]

Motor speed coefficient

ADDAT_LT_ADJ ADC judgement point voltage (Read Only)

Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0033h	00h		ADDAT_LT_ADJ[7:0]							

ADDAT_LT_ADJ[7:0]

Code of the ADC judgement point voltage

VREFO coefficient (Read Only) GADDAT

	Address	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	0034h	00h	GADDAT[7:0]							
_	C + D + T									

GADAT

$$V_{DAT} = V_{FULL} \times \frac{GADDAT}{256}$$

datasheet.

During acceleration operation, the only main chip

Regarding E3PROM access, refer to the E2PROM

registers can be access (write/read).

SERIAL INTERFACE (SPI)


LC898240 has the main chip registers and the non-volatile memory (E2PROM). They can be accessed through a serial interface (SPI). During E2PROM data down load to the main chip registers, the only status register STS can be read.

Write/Read Sequence


Main Chip Register Write

СSB SCK SI 212h (8bit) SO Hi-Z

Main Chip Register Read



SPI Timing



$Ta = -40$ to $85^{\circ}C$, DVSS = 0V	$\mathbf{D}\mathbf{U}\mathbf{D}\mathbf{D}1$ 204 200	DUDDA 201 FOU	CO1 1 20 E
$13 = -/10$ fo 35° (1) $10000 = 000$	11V10101 - 300036V	$1 \gamma \gamma$	\mathbf{N} \mathbf{D} \mathbf{D} \mathbf{D} \mathbf{D} \mathbf{D} \mathbf{D} \mathbf{D} \mathbf{D} \mathbf{D}
1a = -70100000000000000000000000000000000000	D V D D I = 3.0 10 3.0 V		

Symbol	Parameter	min.	typ.	max.	unit
FCLK	SCK clock frequency			5	MHz
tR	SCK rising time			20	ns
tF	SCK falling time			20	ns
tCLHI	SCK H-pulse width	100			ns
tCLLO	SCK L-pulse width	100			ns
tCSS	CSB setup time	100			ns
tCLS	SCK setup time	100			ns
tDS	SI setup time	30			ns
tDH	SI hold time	40			ns
tCSH	CSB hold time	100			ns
tCLH	SCK hold time	100			ns
tCPH	CSB H-pules width	100			ns
tCHZ	SO transition time to high impedance state			170	ns
tV	SO data transition time			90	ns
tHO	SO data hold time	0			ns
tCLZ	SO high impedance state hold time	0			ns

0.5土 0.2

PACKAGE DIMENSIONS


unit : mm

SPQFP48 7x7 / SQFP48 CASE 131AJ ISSUE A

7.0±0.1 Ц П П П Д П Д Д -9.0土 0.2 7.0±0.1 т -8 -1 ЦЦ 1 2 0.15±0.05 0.18^{+0.08} 10.03 0.5 🕀 0.10 🕅 (0.75) 1.7 MAX (1.5) 0~10° 0.1±0.1 □ 0.10

9.0±0.2

SOLDERING FOOTPRINT*
8.40



NOTE: The measurements are not to guarantee but for reference only.

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the des