No. 4127
 LC8954

 SANYO
 Error Correction and AD PCM Playback LSI for CD-I Applications

Overview

The LC8954 is an error correction and AD PCM decoder LSI for CD-I applications, and integrates in a single chip selected functions from the Sanyo LC8951, LC8955 and LC8953 products. Of the hardware required for CD-I applications, the LC8954 integrates all of the CD player output peripheral circuits in a single chip.

Functions

The LC8954 can be roughly divided into three blocks.

- Error correction block
 - This block corrects the errors in the CD-ROM data output from the CD player block.
 - The CD-ROM data output from the CD player block is temporarily buffered in the LC8954 external SRAM. Error correction is performed automatically after one sector has been buffered. After error correction, a CPU interrupt is issued. The CPU checks that the error correction completed normally, and transfers data from the SRAM using the LC8954. Real time performance is achieved by pipelining the buffering, error correction, and data transfer operations.
 - Nominally error corrected (but actually not corrected) AD PCM data is transferred at the discretion of the CPU to the audio block.
 - Control of the buffering, error correction, and other functions is performed by register settings.
- AD PCM decoder block
 - Error corrected AD PCM data is transferred to the AD PCM decoder block (audio block) at the discretion of the CPU. Actually, data is read from the LC8954 external SRAM error correction area and written to the audio area. Then, the audio block begins playback by reading data from the audio area.
 - The LC8954 supports automatic playback of levels A, B, and C and stereo/mono signals based on subheader data.
 - Expanded data is input to the audio processor circuit, and output to the D/A converter according to the gain value set in the LC8954 registers.
 - The LC8954 can be directly connected to the Sanyo LC78835 and LC78835M (8× oversampling digital filter + D/A converter). CD-DA output from the audio pins is also supported by internal register settings.

- 68000 interface block
 - The LC8954 can be connected directly to a 68000 CPU.
 - The data output from the error correction block is output after being converted from an 8-bit to a 16-bit format. Similarly, the sound map written to the AD PCM block is written after being converted from a 16-bit to an 8-bit format.
 - The two pins ACK and RDY are provided for the interface to the DMA controller. Data can be transferred in single address mode, burst mode, or cycle stealing mode.

Features

- Can be directly connected to a 68000 CPU.
- Built-in DMA controller interface
- Built-in APU circuit that supports independent gain settings in four channels
- Can be directly connected to the Sanyo LC78835 and LC78835M (digital filter and D/A converter)
- Features from the LC8951 and LC8955 are inherited by the LC8954.
- Subcode interface on-chip
- External SRAM access from sub-CPU
- CMOS single voltage power supply: 5 V
- By combining features from the LC8951, LC8955, and portions of theLC8953 into one chip, the peripheral section of a CD player within a CD-I system can be constructed with just one chip.

Package Dimensions

unit: mm

3182-QIP128E



SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Geno, Taito-ku, TOKYO, 110 JAPAN





- Sig1: ZCSCDIC, A1 to 5, ZAS, ZUDS, ZLDS, R/W, ZHINTO, ZHINTI, ZDTACK, CPUCLK, CDPORTO, CDPORTI, ZDRQ0, ZDRQ1, ZACK0, ZACK1, ZRDY0, ZRDY1, ZDONE
- Sig2: MCK, WFCK, EXCK, SBSO, SCOR, C2PO, CEMPHAS, ADPCLK
- Sig3: LRCK, SDATA, BCK
- Sig4: SUA0 to 5, ZSWAIT, ZINT, RS, ZRD, ZWR, ZCS, SCPUCNT
- Sig5: ZROE, ZRWE
- Sig6: MBITSPL, MSPLFRQ, MSTEMON, MEMPHAS, SOC1, DACCK
- Sig7: OLRCK, ODATA, OBCLK
- Sig8: BUFFULL, DATAEMP, UNDFLOW
- Sig9: ZWAIT, ZSTEN, ZDTEN, ZHWR, ZHRD, ZCMD
- Sig10: SA0, SA1, ZAPCS, BUSY
- Sig11: NEW READ WRITE SIGNAL
- Sig12: INLRCK, INBCK, INDATA

Sig13: EXTAL, XTAL, TEST0 to 2, ZRESET

Specifications

Absolute Maximum Ratings at Ta = 25°C, $\mathbf{V}_{SS}=\mathbf{0}~\mathbf{V}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max		-0.3 to +7.0	V
Maximum input and output voltages	V _I V _O max		-0.3 to V _{DD} + 0.3	v
Allowable power dissipation	Pd max	Ta ≤ 70°C	600	mW
Operating temperature	Topr		30 to +70	•c
Storage temperature	Tstg		-55 to +125	°⊂
Solder withstand temperature		For 10 seconds, and with only the pins immersed	260	°C

Allowable Operating Ranges at Ta=-30 to $+70^{\circ}C,\,V_{SS}=0$ V

Parameter	Symbol	Conditions	Ratings			
	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V _{DD}		4.5	5.0	5.5	V
Input voltage range	V _{IN}		0		V _{DD}	V

Electrical Characteristics DC Characteristics at Ta = -30 to +70°C, $V_{SS} = 0$ V, $V_{DD} = 4.5$ to 5.5 V

Parameter	Symbol	Conditions	Ratings			
			min	typ	тах	- Unit
Input high level voltage	V _{iH} 1	TTL level: all input pins other than (1), (2), and EXTAL	2.2			v
Input low level voltage	V _{IL} 1	TTL level: all input pins other than (1), (2), and EXTAL			0.8	v
Input high level voltage	V _{1H} 2	TTL level, Schmitt: (1)	2.5			V
Input low level voltage	V _{IL} 2	TTL level, Schmitt: (1)			0.6	V
Input high level voltage	V _{IH} 3	TTL level, built-in pull-up resistor: (2)	2.5			v
Input low level voltage	V _{IL} 3	TTL level, built-in pull-up resistor: (2)			0.6	V
Output high level voltage	V _{OH} 1	I _{OH} = −3 mA: All output pins other than (3), (4) and XTAL	3.5			v
Output low level voltage	V _{OL} 1	I _{OH} = 3 mA: All output pins other than (3), (4) and XTAL			0.4	v
Output high level voltage	V _{OH} 2	I _{OH} = -6 mA: (3)	2.4			v
Output low level voltage	V _{OL} 2	I _{OL} = 6 mA: (3)			0.4	V
Output low level voltage	V _{OL} 3	l _{OL} = 3 mA, open drain, built-in pull-up resistor: (4)			0.4	v
Input leakage current	<u>ار</u>	V ₁ = V _{SS} , V _{DD} : All input pins other than (2)	-25		+25	μA
Output leakage current	loz	When in high impedance output mode: CDPORT0, CDPORT1, and D0 to D15	-100		+100	μA
Pull-up resistance	R _{UP}	(2), (4)	10	20	40	kΩ

Note: (1) WFCK, SBSO, SCOR, ZRESET, ZUDS, ZLDS, ZAS, R/W, ZACKO, ZACK1, ZRD, ZWR, ZCS

(2) SD0 to 7, IO0 to 7, ERA, ZDONE

(3) ZDTACK, D0 to 15 (4) ZINT, ZDONE, ZHINTO, ZHINT1

Pin Assignment

Type: I: Input pin, O: Output pin, B: Bi-directional pin, P: Power supply pin

Pin No.	Pin	Туре	Function
1	V _{DD}	Р	
2	MSTEMON	0	
3	MEMPHAS	0	A ser Pie Telle all and an en Unio
4	MBITSPL	0	Audio block monitor
5	MSPLFRQ	0	
6	OLRCK	0	
7	ODATA	0	D/A converter output
8	OBCLK	0	·
9	SOC1	0	Output corresponding to the LC78B35 or LC78B35M
10	DACCK	0	16.9344 MHz (level A or B) or 8.4672 MHz (level C) output
11	RA0	0	
12	RA1	0	
13	RA2	0	
14	RA3	0	RAM address outputs
15	RA4	0	
16	RA5	0	
17	V _{SS}	P	
18	RA6	0	
19	RA7	0	
20	RA8	0	
21	RA9	0	RAM address outputs
22	RA10	0	
23	RA11	0	
24	RA12	0	
25	ADPCLK	- 1	AD PCM block clock input

Continued on next page.

LC8954

Continued from preceding page.

Type: I: Input pin, O: Output pin, B: Bi-directional pin, P: Power supply pin

Pin No.	Pin	Туре	Function	
26	RA13			
27	RA14	0	RAM address outputs	
28	RA15	ō		
29	ZRWE	0	RAM write enable	
30	ZROE	0	RAM read enable	
31	100	 		
32	101	B	Data buffer RAM data I/O	
33	V _{SS}	<u>р</u>		
34	102	В		
35	103	в		
36	104	в		
37	105	В	Data buffer RAM data I/O	
	106	в		
39	107	В		
40	ERA	в	Data buffer RAM erasure flag I/O	
41	EXTAL	1		
42	XTAL	0	Crystal oscillator connection	
43	TESTO	1 .		
44	TEST1	ι	Test pins: Normally tied low	
45	TEST2	1		
46	МСК	0		
47	LRCK	1	CD-DSP connection	
48	SDATA	1		
49	V _{DD}	Р		
50	вск	1		
51	C2PO	i	CD-DSP connection	
52	WFCK	ι		
53	EXCK	0	· ·	
54	SBSO	L	Subcode I/O	
55	SCOR	1		
56	CEMPHAS	t	Connects to the CD-DSP EMPHASIS pin	
57	SD0	В	· · · · · · · · · · · · · · · · · · ·	
58	SD1	В		
59	SD2	В		
60	SD3	В	Sub-CDU data simplification: Duittic pullius cosisters	
61	SD4	В	Sub-CPU data signal pins: Built-in pull-up resistors	
62	SD5	В		
63	SD6	В		
64	SD7	В		
65	V _{DD}	P		
66	ZRESET	ł	Reset pin: Hold fow for at least 1 µs	
67	SCPUCNT	1	Sub-CPU I/F selection	
68	SUA0	t		
69	SUA1	i		
70	SUA2	ł	Sub-CPU register selection address	
71	SUA3	I	and at a register vereation under abo	
72	SUA4	1		
73	SUA5	t		
74	ZSWAIT	0	Sub-CPU wait signal	
75	ZINT	0	Sub-CPU interrupt signal	
76	RS (ALE)	Î	Internal register set	
77	ZRD	 	Sub-CPU read	
78	ZWR	J	Sub-CPU write	
79	ZCS	1	Sub-CPU chip select	
80	DO	B	Host CPU data bus	

Continued on next page.

LC8954

Continued from preceding page.

Pin No.	Pin	Туре	Function			
81	V _{SS}	Р	· · · · · · · · · · · · · · · · · · ·			
62	D1	В				
83	D2	В				
84	D3	В	Host CPU data bus			
85	D4	В				
86	V _{SS}	P				
87	V _{DD}	P				
88	D5	В				
89	D6	В	Host CPU data bus			
90	D7	В				
91	D8	В				
92	V _{SS}	Р				
93	D9	В				
94	D10	В				
95	D11	В	Host CPU data bus			
96	D12	В				
97	V _{SS}	P				
98	D13	В				
99	D14	В	Host CPU data bus			
100	D15	В	: *			
101	ZHINTO	0	Host CPU interrupt			
102	ZUDS	1	High-order data strobe input			
103	ZLDS		Low-order data strobe input			
104	ZAS	1	Address strobe signal			
105	ZCSCDIC		Chip select from the host CPU			
106	A1					
107	A2	1				
108	A3		Host CPU address			
109	A4	1				
110	A5	1				
111	R/W	1	Read/write input			
112	ZDTACK	В	Data acknowledge signal			
113	V _{DD}	Р				
114	CPUCLK	1	CPU clock input			
115	CDPORT0	В				
116	CDPORT1	В	General-purpose I/O signals			
117	ZHINT1	0	Host CPU interrupt			
118	ZDONE	В	DMA transfer pin: Open drain with built-in pull-up resistors			
119	ZACK0	1				
120	ZACK1	1				
121	ZRDY0	0				
122	ZRDY1	0	For DMA transfer pins			
123	ZDRQ0	0				
124	ZDRQ1	0				
125	BUFFULL	0				
126	DATAEMP	0	SRAM status			
127	UNDFLOW	0				
128	INIT		Gain control register initialization input			

.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
 Anyone purchasing any products described or contained herein for an above-mentioned use shall:

 Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 Not impose any responsibility for any fault or negligence which may be cited in any such claim or
 - (2) Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production, SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.