

PUPPET (Programmable Universal Peripheral/Port Expansion uniT)

Overview

There are many application systems using the 68000 chip as their MPU (Main Processing Unit). It is common to them that designing the peripheral circuits such as address decoders, interrupt controllers, serial interface and DMA (Direct Memory Access) has become a time-consuming task. As a result, each of the application systems requires a larger board size, which makes it very expensive.

In addition, 68000 family peripherals are highly advanced functional LSIs. The application system designer finds it difficult to use them in small- and medium-sized application products in terms of cost as well as functional complexity.

The LC8953 (Programmable Universal Peripheral/Port Expansion uniT) has optimized on-chip control circuits enabling the 68000 MPU to control the LC8951 (RCHIP) and LC8955. Use of the optimized control circuits allows the user to easily build up CD-ROM and CD-I systems which offer excellent performance in terms of space and cost.

Features

- Programmable address decoder
- Programmable DTACK generator
- Programmable interrupt handler
- Clock divider
- Bus error generator
- TICK generator (programmable timer interrupt generator)
- Serial mouse interface (1 port)
- LC8951 (RCHIP—Real-time error Correction & Hostinterface Integrated Processor) interface
- LC8955 interface
- Micro-programmable 1-channel DMA controller

Package Dimensions

unit: mm

3153A-QFP160E



SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bidg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Block Diagram



Pin Assignment

*



Pin Functions

Number	Name ¹	VO	Function				
1	V _{SS}	_	Ground pin				
2	DATAEMP	I	Data empty signal input pin for the LC8955				
3	UNDFLOW	I	Underflow signal input pin for the LC8955				
4	BUFFULL	l .	Buffer full signal input pin for the LC8955				
5	BUSY	1	Busy signal input pin for the LC8955				
6	XAPWR	1	Data write signal input pin for the LC8955				
7	XAPRD	l	Data read signal input pin for the LC8955				
8	XAPCS	I	Chip select input pin for the LC8955				
9	SA0	0	Register select signal output pins for the LC8955				
10	SA1	0	Hegister select signal output pins for the Lobacc				
11	SD0	1/0	· · · · · · · · · · · · · · · · · · ·				
12	SD1	1/0					
13	SD2	1/0					
14	· SD3	1/0	Data signal I/O size for the L C9055				
15	SD4	1/0	Data signal I/O pins for the LC8955				
16	SD5	1/0					
17	SD6	٧O					
18	SD7	I/O					
19	XAPDTEN	0	Data enable signal output pin for the LC8955 for automatic request transfer				
20	V _{DO}	-	+5V supply pin				
21	V _{SS}	-	Ground pin				
22	XREAD		Read signal input pin to the LC8955 for automatic request transfer				
23	TEST	1	Read signal input pin to the LC8955 for automatic request transfer Test input pin (Tied low)				
24	HDO	I/O					
25	HD1	I/O					
26	HD2	1/0					
27	HD3	1/0					
28	HD4	٧O	Data signal I/O pins for the LC8951 (RCHIP)				
29	HD5	I/O					
30	HD6	I/O					
31	HD7	I/O					
32	HDE	I	Erasure flag signal input pin for the LC8951 (RCHIP)				
33	XSTEN	1	Status enable signal input pin for the LC8951 (RCHIP)				
34	XDTEN		Data enable signal input pin for the LC8951 (RCHIP)				
35	DRQWAIT		Data request/Walt select signal input pin for the LC8951 (RCHIP)				
36	XCMD	0	Command/Data select signal output pin for the LC8951 (RCHIP)				
37	XHRD	0	Data read signal output pin for the LC8951 (RCHIP)				
38	XHWR	0	Data write signal output pin for the LC8951 (RCHIP)				
39	CDPORT0	I/O	General-purpose Input/output signal pin				
40	V _{DD}	-	+5V supply pin				
41	V _{SS}	<u>– </u>	Ground pin				
42	CDPORT1	VO					
43	CDPORT2	I/O	General-purpose input/output signal pins				
44	XAPTFR	I	Mask operation select signal input pin for the LC8955 automatic request transfer				

Continued from preceding page.

Number	Name ¹	VO	Function			
45	XIORD	0	LSI read signal output pin for Intel peripheral LSIs			
46	XIOWR	0	Write signal output pin for Intel peripheral LSIs			
47	XCUSRIO	0	User I/O address select signal output pin			
48	XCIO0	0				
49	XCIO1	0	—			
50	XCIO2	0				
51	XCIO3	0	Programmable I/O address select signal output pins			
52	XCIO4	0	Lindiaunuano no annos anon añum anhar hun			
53	XCIO5	0				
54	XCIO6	0				
55	XCIO7	0				
56	XCEXT0	0	External address select signal output pins			
57	XCEXT1	0				
58	XCNVRAM	0	NVRAM address select signal output pin			
59	XCVSC	0	VSC address select signal output pin			
60	V _{DD}	-	+5V supply pin			
61	V _{SS}	-	Ground pin			
62	XCROM0	0				
63	XCROM1	0				
64	XCROM2	0				
65	XCROM3	0				
66	ROMMOD1	I	ROM mode select signal input pins			
67	ROMMOD0					
68	XDTACK	1/0	Data acknowledge signal input/output pin			
69	XRW	I/O	Read/Write signal input/output pin			
70	XLDS	1/0	Low-order data strobe signal input/output pin			
71	XUDS	1/0	High-order data strobe signal input/output pin			
72	XAS	1/0	Address strobe signal Input/output pin			
73	DO	١⁄٥				
74	D1	1/0				
75	D2	1/0				
76	D3	1/0	Data bus signal input/output pins			
77	D4	1/0				
78	D5	VO				
79	D6	1/0				
80	D7	I/O				
81	V _{\$\$}	-	Ground pin			
82	D8	1/0				
83	D9	VO				
84	D10	1/0				
85	D11	VO	Data bus signal input/output pins			
86	D12	1/0				
87	D13	<u> </u>				
88	D14	1/0				
89	D15	VO				

i

Continued from preceding page.

Number	Name ¹	VO	Function		
90	V _{DD}		+5V supply pin		
91	A23	I/O			
92	A22	1/0			
93	A21	1/0			
94	A20	1/0	Address bus signal input/output pins		
95	A19	١⁄٥			
96	A18	1/0			
97	A17	I/O			
98	A16	I/O			
99	V _{SS}	-	Ground pin		
100	A15	١⁄O			
101	A14	VO			
102	A13	VO	}		
103	A12	I/O	Address bus signal input/output pins		
104	A11	1/0			
105	A10	I/O			
106	A9	VO			
107	V _{DD}	-	+5V supply pin		
108	AB	1/0			
109	A7	VO			
110	A6	I/O			
111	A5	I/O			
112	A4	I/O	Address bus signal input/output pins		
113	A3	1/0	· ·		
114	A2	I/O			
115	A1	I/O			
116	V _{SS}	-	Ground pin		
117	XIPL2	0			
118	XIPL1	0	Interrupt level signal output pins for the MPU		
119	XIPLO	0			
120	V _{DD}	÷-	+5V supply pin		
121	FC0	1/0			
122	FC1	1/0	MPU function code signal input/output pins		
123	FC2	1/0			
124	XBERR	0	Bus error signal output pin		
125	XRESET	1	Resel signal input pin		
126	XHALT	1	Halt signal input pin		
127	CPUCLK	0	MPU clock signal output pin		
128	XDBDIR	0	Data bus direction signal output pln		
129	ХВЯ	0	DMA bus request signal output pin		
130	XBG	I	DMA bus request-granted signal input pin		
131	XBGACK	0	DMA bus request-granted acknowledge signal output pin		
132	XOWN	0	DMA cycle active signal output pin		
133	XEXTDMA1	VO			
134	XEXTDMA0	I/O	DMA signal input/output pins		

Continued from preceding page.

Number	Name ¹	VO	Function				
135	XEXTBGAK	1	External DMA bus request-granted acknowledge signal input pin				
136	XCS	1	Address decoder mode select signal input pin				
137	CLKSEL	ł	Master clock (CPUCLK) divider select signal input pin				
138	XSWAP	I	Memory swap function select signal input pin				
139	ORGCLK	1	Clock input pin				
140	V _{DD}	-	+5V supply pin				
141	V _{SS}		Ground pin				
142	TICKCLK	l	External clock input pin for the tick generator				
143	XIACKALL	0	Interrupt acknowledge common signal output pin				
144	XIACK5	0					
145	XIACK4	0	· · · · · · · · · · · · · · · · · · ·				
146	XIACK3	0	Internal advantidae signal output pict				
147	XIACK2						
148	XIACK1	0					
149	XIACK0	0					
150	XIRQ5						
151	XIRQ4	i					
152	XIRQ3	<u> </u>	Interrupt request signal input pins				
153	XIRQ2	1					
154	XIBQ1						
155	XIRQ0	I					
156	RXD	1	Mouse data signal input pin				
157	APSELO	0					
158	APSEL1	0	General-purpose output port pins				
159	APSEL2	0					
160	V _{DD}		+5V supply pin				

1. An "X" at the beginning of a pin name indicates negative logic.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall: ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

Specifications

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	Ta = 25°C	-0.3 to +7.0	V
Input and output voltage	V _I , V _O	Ta = 25°C	-0.3 to V _{DD} + 0.3	۷
Allowable power dissipation	Pd max	Ta ≤ 70°C	400	mW
Operating temperature range	Topr		30 to +70	°C
Storage temperature range	Tstg		55 to +125	°C
• • • • • •		Manual soldering, 3s	350	°C
Soldering temperature	Tsol	Reflow soldering, 10s	235	°C

Absolute Maximum Ratings at $V_{SS} = 0V$

Allowable Operating Ranges at Ta = -30 to $+70^{\circ}C$, $V_{SS} = 0V$

Parameter	Symbol	min	typ	max	Unit
Supply voltage	V _{DD}	4.5	5.0	5.5	V
Input voltage range	V _{IN}	0		V _{DD}	V

DC Electrical Characteristics at Ta = -30 to +70°C, V_{SS} = 0V, V_{DD} = 4.5 to 5.5V

Parameter	Symbol	Conditions	Pins	min	typ	max	Unit
Input high level voltage		TTL compatible	All input pins (including bidirectional pins) except those listed in notes 1 and 2.	2.2	-	-	V
Input low level voltage	V _{IL} (1)			-	_	0.8	۷
Input high level voltage	V _{IH} (2)	TTL-compatible	See note 1.	2.5	-	-	V
Input low level voltage	V _{IL} (2)	Schmitt		-		0.6	۷
Output high level voltage	V _{OH} (1)	I _{OH} = -3mA	All output pins except those listed in note 3.	2.4	_	-	V
Output low level voltage	V _{OL} (1)	I _{OL} = 3mA		-		0.4	V
Input leakage current	۱	$V_1 = V_{SS}, V_{DD}$	All bidirectional pins	25	-	+25	μA
Output leakage current	l _{oz}	High-impedance output		—100	-	+100	μА
Input high level voltage	V _{IH} (3)	CMOS compatible	ORGCLK (pin 139)	0.7V _{DD}	-	-	۷
Input low level voltage	V _{IL} (3)			-	-	0.3V _{DD}	٧
Output high level voltage	V _{OH} (2)	l _{OH} = −6mA	XDTACK (pin 68), D0 to D15 (pins 73 to 89)	2.4		-	V
Output low level voltage	V _{OL} (2)	I _{OL} = 6mA		-	-	0.4	V

Notes.

1. DATAEMP (pin 2), UNDFLOW (pin 3), BUFFULL (pin 4), BUSY (pin 5), XSTEN (pin 33), XDTEN (pin 34), DRQWAIT (pin 35), XAPTFR (pin 44), XRESET (pin 125), XHALT (pin 126), XEXTBGAK (pin 135), XIRO0 to 5 (pins 150 to 155), RXD (pin 156)

2. ORGCLK (pin 139) 3. XDTACK (pin 68), D0 to D15 (pins 73 to 89)

Internal Functional Blocks

The PUPPET consists of about 10 functional blocks. See the "Block Diagram".

PADEC (Programmable Address Decoder)

The PADEC functional block is used to generate the chip select (CS) signals for ROM, RAM, I/O devices and so on. The CS signal addresses are programmable, which enables address allocation specific to your system configuration.

DTAKGEN (Programmable DTACK Generator)

The DTAKGEN functional block is used to generate the data acknowledge signals for the chip select address space selected by the PADEC. The access speed of peripheral LSI devices is generally slower than that of the main processing unit (MPU). To adjust this speed gap between them, the user is allowed to insert from 0 to 4 wait cycles into each address cycle. The number of wait cycles to be inserted is programmable. In addition, the user is permitted to disable the DTACK (active low) generator so that it can be generated by an external device.

PINTH (Programmable Interrupt Handler)

The PINTH functional block is used as an interrupt handler to output the vectored numbers corresponding to the 68000 MPU vectored interrupts. Each of the IPL levels and vectored numbers for internal block/external interrupt requests is programmable.

RCHIPIF (LC8951 RCHIP Interface)

The RCHIPIF functional block is used to provide the interface between the 68000 MPU and the LC8951 RCHIP. This interface enables direct communication between them. As a result, status data, data signal and error bit information can be directly communicated between them.

ADPCMIF (LC8955 Interface)

The ADPCMIF functional block is used to provide the interface between the 68000 MPU and the LC8955. This interface enables direct communication between them. As a result, data can be directly read from or written to internal registers of the LC8955 from the MPU.

TICKGEN (Tick generator)

The TICKGEN functional block is used to generate timer interrupt clocks for a real-time operating system. The timer interrupt clocks can be generated by dividing the system clock or selecting an external input clock. As a result, the tick can be set independent of the system clock frequency.

MOUSEIF (Serial Mouse Interface)

The MOUSEIF functional block is used as the data receive port for a standard serial mouse. The communication parameters such as parity bit, stop bit, data bits and baud rate can be changed by software. In addition, the interrupt signal generation timing can be set to either 3-byte or 1byte intervals. Therefore, this functional block can be used as a general-purpose receive serial port as well as the mouse serial port. Note that the mouse transmits an XY coordinate value to the serial port in 3-byte packets.

MPDMAC (Micro-Programmable DMA Controller)

The MPDMAC functional block is used as the DMA controller. With this controller, the operation can be programmed by a 16-instruction micro code. These instructions can be programmed to support data read operations from the LC8951 (RCHIP), data write operations to the LC8955 as well as the basic transfer operations with memory. In addition, they include rather complicated instructions to enable data comparison, logical operation and conditional jump operations. Therefore, this controller block can be used as a sub-CPU to enable intelligent processing, and to reduce the load on the MPU.

BERRGEN (Bus Error Generator)

The BERRGEN functional block is used to generate the bus error signal for the 68000 MPU when no AS (active low) signal is detected. There are four AS signal inactive periods. The user is allowed to select one from the four to best suit the application system in mind.

CLKDIV (Clock Divider Circuit)

The CLKDIV function block is used to generate the MPU clock with 1:1 duty cycle by dividing the master clock by 2.