CMOS LSI

LC895297

# SANYO

### Full CAV 20× CD-ROM Decoder with Built-in ATA-PI (IDE) Interface and CD-DSP

## Preliminary

#### Overview

The LC895297 is a single-chip CD-ROM decoder and CD-DSP system that supports full CAV 20× operation and includes a built-in ATA-PI (IDE) interface.

#### **Functions**

• Full CAV 20× CD-DSP and CD-ROM decoder functions with built-in ATA-PI (IDE) interface

#### Features

[CD-ROM Decoder and ATA-PI (IDE) Interface Blocks]

- Full CAV 20× operation
- ATA-PI (IDE) interface
- Supports the use of EDO DRAM.
- Supports the use of up to 4 Mbits of buffer RAM.
- The user can set up arbitrary CD main channel and C2 flag areas in buffer RAM.
- Batch transfer function (function that automatically transfers the CD main channel and C2 flag data in a single operation.)
- Multi-block transfer function (function that automatically transfers multiple blocks in a single operation.)
- DVD ECC interface
- Intelligent functions

#### [CD-DSP Block]

- The IC inputs a high-frequency signal, slices that signal at the correct level, converts that result to an EFM coded signal, and compares the phase with that of the built-in VCO.
- Uses an external 16.9344-MHz crystal element to generate a standard clock and to correctly generate the required internal timings.
- Performs frame synchronization, signal detection, protection, and insertion, and assures stable data readout.
- Demodulates the EFM coded signal to produce 8-bit symbol data.
- After applying a CRC check to the subcode Q signal, outputs that signal to a microprocessor over a parallel

I/O channel.

- Performs unscrambling and de-interleaving to reorder the demodulated EFM signal in the prescribed manner.
- Performs error code detection and correction, and flag processing. (C1: dual errors, C2: four errors)
- Sets the C2 flags based on the C1 flags and a C2 check, and performs interpolation or muting depending on the C2 flags. Adopts a 2-point interpolation circuit, and converges the signal to the muting level if the C2 flags indicate over 2 consecutive uncorrectable errors.
- Accepts the input of commands from a control microprocessor over an 8-bit parallel interface. Supports track jump, disc motor start/stop, muting on/off, and track counting commands.
- Can perform arbitrary track counts.
- Includes CAV audio functions.
- Adopts zero-cross muting.
- Includes 8× oversampling digital filters.
- D/A converter with PWM output.
- Includes independent left and right channel digital attenuators.
- Provides digital deemphasis.
- Supports bilingual functions.

#### **Package Dimensions**

unit: mm

#### 3230-SQFP176



SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-0005 JAPAN

#### **Specifications** Absolute Maximum Ratings at $Ta = 25^{\circ}C$ , $V_{SS} = 0 V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max		-0.3 to +7.0	V
Input and output voltage	V <sub>I</sub> , V <sub>O</sub>		-0.3 to V <sub>DD</sub> +0.3	V
Allowable power dissipation	Pd max	Ta ≤ 70°C *1	500	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-55 to +125	°C
Soldering conditions (pins only)		10s	235	°C
Input and output current	I <sub>I</sub> , I <sub>O</sub>	Per individual input or output cell	±20	mA

Note 1: Applications that use this IC must adopt heat dissipation measures, such as the insertion of a thermally conductive sheet.

#### Allowable Operating Ranges at Ta = -30 to $+70^{\circ}$ C, V<sub>SS</sub> = 0 V

Parameter	Symbol Conditions		Unit				
Falameter	Symbol	Conditions	min	typ	max	Unit	
[Input and Output Cell Power Supply]							
Supply voltage	V <sub>DD</sub>		4.5	5.0	5.5	V	
Input voltage range	V <sub>IN</sub>		0		V <sub>DD</sub>	V	
[Internal Cell Power Supply]	[Internal Cell Power Supply]						
Supply voltage	V <sub>DD</sub>		3.9	4.0	4.1	V	
Input voltage range	V <sub>IN</sub>		0		V <sub>DD</sub>	V	

#### Electrical Characteristics at Ta = -30 to +70 $^{\circ}C,$ V\_{SS} = 0 V, V\_{DD} = 4.5 to 5.5 V

Deremeter	Sumbol	Conditions		1.1		
Parameter	Symbol	Conditions	min	typ	max	Unit
Input high-level voltage	VIH		2.2			V
Input low-level voltage	VIL	TTL levels. Applicable pins: (10) and (13)			0.8	V
Input high-level voltage	VIH	TTL levels. Applicable pins: (1)	2.2			V
Input low-level voltage	VIL	Pull-up resistor included.			0.8	
Input high-level voltage	VIH	TTL levels. Applicable pins: (2), (3), and (15)	2.4			V
Input low-level voltage	VIL	Schmitt inputs.			0.8	V
Input high-level voltage	VIH	CMOS levels: Applicable pins: (14)	0.7 V <sub>DD</sub>			V
Input low-level voltage	VIL				0.3 V <sub>DD</sub>	V
Input high-level voltage	VIH	CMOS levels: Applicable pins: (4)	0.8 V <sub>DD</sub>			V
Input low-level voltage	VIL	Schmitt inputs.			0.2 V <sub>DD</sub>	V
Output high-level voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2 mA: Applicable pins: (5), (1), (9), (10), and (15)	V <sub>DD</sub> – 2.1			V
Output low-level voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2 mA: Applicable pins: (5), (1), (9), (10), and (15)			0.4	V
Output high-level voltage	V <sub>OH</sub>	$I_{OH} = -4$ mA: Applicable pins: (3) and (6)	V <sub>DD</sub> – 2.1			V
Output low-level voltage	V <sub>OL</sub>	I <sub>OL</sub> = 24 mA: Applicable pins: (3) and (6)			0.4	V
Output low-level voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2 mA: Applicable pins: (7) and (11)			0.4	V
Output low-level voltage	V <sub>OL</sub>	I <sub>OL</sub> = 24 mA: Applicable pins: (12)			0.4	V
Input leakage current	IIL	$V_{I} = V_{SS}, V_{DD}$ : Applicable pins: (2), (3), (4), (10), and (15)	-10		+10	μA
Output leakage current	I <sub>OZ</sub>	In high-impedance output mode: Applicable pins: (3), (6), (7), (9), (10), (12), and (15)	-10		+10	μA
Pull-up resistance	R <sub>UP</sub>	Applicable pins: (1) and (11)	40	80	160	kΩ

The applicable pin sets are as follows:

[INPUT]

(2) ZRESET, ZDMACK, ZHRST, DA0to DA2, ZCS1FX, ZCS3FX, ZDIOR, ZDIOW, FG

(4) ZCSCTRL, ZCS, ZRD, ZWR, HFL, TES

(14) DEFI

(13) SUA0 o SUA6

[OUTPUT]

(6) DMARQ, HINTRQ

(5) RA0 to RA8, ZRAS0, ZCAS0, ZOE, ZUWE, ZLWE, C2F, ROMXA, FSX, EFLG, PCK, FSEQ, TOFF, TGL, 4.2M, WRQ, RWC, COIN, ZCQCK, RCHP, RCHN, LCHP, LCHN

(7) ZRSTCPU, ZRSTIC

(9) JP+, JP-, SPO

(11) ZINTO, ZINT1, ZSWAIT

(12) IORDY, ZIOCS16

Continued from preceding page.

[INOUT] (1) D0 to D7, IO0 to IO15 (3) DD0 to DD15, ZDASP, ZPDIAG (10) IOP0 to IOP7 (15) DRESP, DREQ

Note: XTAL, XTALCK, R0, VCNT0, PDO0, R1, VCNT1, PO11, PO21, BSN1, R2, VCNT2, PO12, PO22, and BSN2 The above pins are not covered by the electrical characteristics. The 1-bit D/A converter block pins are only measured using a logic tester; no analog measurements are performed.

#### EFM Input and Output Signals

#### Electrical Characteristics at Ta = -30 to +70 $^{\circ}C,$ V\_{SS} = 0 V, V\_{DD} = 4.5 to 5.5 V

Parameter	Symbol	Conditions		Unit			
Farameter	Symbol	Conditions	min	typ	max	Unit	
Input high-level voltage	V <sub>IH</sub>	Micro-signal amplifier. Applicable pins: EFMI	3.2			V	
Input low-level voltage	VIL				1.8	V	
Output high-level voltage	V <sub>OH</sub>	$I_{OH} = -4$ mA. Applicable pins: EFMO and ZEFMO	V <sub>DD</sub> – 2.1			v	
Output low-level voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4 mA. Applicable pins: EFMO and ZEFMO			0.4	v	
Input leakage current	I <sub>IL</sub>	$V_I = V_{SS}, V_{DD}$ : Applicable pins: EFMI	-10		+10	μA	
Output leakage current	I <sub>OZ</sub>	In high-impedance mode: Applicable pins: EFMO and ZEFMO	-10		+10	μA	

**External Clock Generator PLL Circuit** 



A09481

Figure 1 PLL Circuit

Symbol	Currently used value	Notes
R1	7.5 kΩ	VCO adjustment resistor
R2	10 kΩ	Low-pass filter resistor
R3	200 Ω	Low-pass filter phase compensation resistor
C1	0.1 µF	Low-pass filter capacitor
C2	0.1 µF	VCO bias stabilization capacitor

While the circuit structure is fixed, the values of the components will vary with the circuit board capacitance and other application circuit parameters.

#### **Block Diagram**



A09482

- \*1 DEFI, EFMI, HFL, TES
- \*2 4.2M, EFMO, PCK, FSEQ, TOFF, TGL, JP<sup>+</sup>, JP<sup>-</sup>, RWC, COIN, ZCQCK
- \*3 RCHP, RCHN, LCHP, LCHN
- \*4 DD0 to DD15, ZDASP, ZPDIAG
- \*5 ZCS1FX, ZCS3FX, DA0 to DA2, ZDIOR, ZDIOW, ZDMACK, ZHRST
- \*6 DMARQ, HINTRQ, ZIOCS16, IORDY
- \*7 ZRD, ZWR, ZCS, ZCSCTRL, SUA0 to SUA6
- \*8 D0 to D7
- \*9 IO0 to IO15
- \*10 RA0 to RA8, ZRAS0, ZCAS0, ZOE, ZUWE, ZLWE
- \*11 DREQ
- \*12 DRESP
- \*13 IOP0 to IOP7
- \*14 R0, VCNT0, PDO0
- \*\*1 HISIDE (WD25C32) is made by WESTERN DIGITAL

#### **Pin Functions**

I : Input pin, O: Output pin, B : Bidirectional pin, P: Power supply pin, NC: Not connected

Pin No.	Pin name	Туре	Function
1	AV <sub>SS0</sub>	Р	
2	R0	I	VCO bias resistor connection
3	VCNT0	I	VCO control voltage input
4	PDO0	0	Charge pump output
5	TEST0	I	Test pins
6	TEST1	I	
7	IOP0 (HDB7)	В	
8	IOP1 (HDB6)	В	
9	IOP2 (HDB5)	В	
10	IOP3 (HDB4)	В	General-purpose I/O ports
11	IOP4 (HDB3)	В	These pins are used for DVD ECC data input when the DVD interface is used.
12	IOP5 (HDB2)	В	
13	IOP6 (HDB1)	В	
14	IOP7 (HDB0)	В	
15	V <sub>DD2</sub>	Р	4.0 V
16	TEST3	I	Test pin
17	TEST4	I	Test pin
18	DRESP	I	DVD ECC data latch signal input
19	DREQ	0	DVD ECC data request output
20	RCHP	0	1-bit D/A converter right channel P output
21	RCHN	0	1-bit D/A converter right channel N output
22	V <sub>DD1</sub>	Р	1-bit D/A converter left and right channel power supply
23	V <sub>SS1</sub>	Р	1-bit D/A converter right channel ground
24	LCHP	0	1-bit D/A converter left channel P output
25	LCHN	0	1-bit D/A converter left channel N output
26	V <sub>SS0</sub>	Р	
27	XTALCK	I	Crystal oscillator circuit input (16.9344 MHz)
28	XTAL	0	Crystal oscillator circuit output
29	V <sub>SS0</sub>	Р	
30		NC	
31	ZRSTCPU	0	CPU reset signal output
32	ZRSTIC	0	Drive IC reset signal output
33	ZRESET	I	IC reset input
34	D7	В	
35	D6	В	
36	D5	В	
37	D4	В	Microcontroller data signal connection.
38	D3	В	These pins include built-in pull-up resistors.
39	D2	В	
40	D1	В	
41	D0	В	

Continued from preceding page.

I : Input pin, O: Output pin, B : Bidirectional pin, P: Power supply pin, NC: Not connected

Pin No.	Pin name	Туре	Function
42	SUA0	I	Microcontrollor register coloction
43	SUA1	I	Microcontroller register selection
44	V <sub>DD0</sub>	Р	5 V
45	V <sub>SS0</sub>	Р	
46	V <sub>DD2</sub>	Р	4.0 V
47	SUA2	I	
48	SUA3	I	
49	SUA4	I	Microcontroller register selection
50	SUA5	I	
51	SUA6	I	
52	ZCSCTRL	I	Microcontroller chip select active-low/high selection
53	ZCS	I	Register chip select signal input (from the microcontroller)
54	ZSWAIT	0	Wait signal output (to the microcontroller)
55	ZWR	I	Data write signal input (from the microcontroller)
56	ZRD	I	Data read signal input (from the microcontroller)
57	ZINT0	0	
58	ZINT1	0	Interrupt request signal output (to the microcontroller)
59	WRQ	0	Subcode Q output standby output
60	FSEQ	0	Synchronization signal detection output
61	C2F	0	C2 flag output for ROMXA
62	ROMXA	0	Interpolation data output for ROMXA
63	FSX (CK2)	0	7.35-kHz signal output (Bit clock output for ROMXA)
64	EFLG (LRSY)	0	C1 and C2 error correction monitor output (LRSY output for ROMXA)
65	FG	-	FG pulse input for CAV control
66	V <sub>DD2</sub>	P	4.0 V
67	V <sub>SS0</sub>	P	
68	TEST2	1	Test pin
69	ZEFMO	0	Inverted EFM signal output
70	EFMO	0	EFM signal output
71	EFMI	-	EFM signal input
72	V <sub>DD0</sub>	P	5 V
73	JP-	0	
74	JP+	0	Track jump output
75	TGL	0	Tracking gain switching output
76	TOFF	0	Tracking off output
77	TES	1	Tracking error signal input. Schmitt input
78	HFL		Tracking detection signal input. Schmitt input
79	NC	· ·	
80	SPO	0	CAV control output
81	DEFI	1	Defect detection signal input
82	4.2M	0	4.2336-MHz output
83	R1	1	VCO bias resistor connection
84	BSN1		Charge pump bias resistor connection
85	VCNT1		VCO control voltage
86	PO11	0	
87	PO11 PO21	0	Charge pump outputs
88	AV <sub>DD1</sub>	P	4.0 V
89	AVDD1 AV <sub>SS1</sub>	P	ч v.т
03	AV SS1		Continued on next page.

#### LC895297

#### Continued from preceding page.

I : Input pin, O: Output pin, B : Bidirectional pin, P: Power supply pin, NC: Not connected

Pin No.	Pin name	Туре	Function
90	R2	1	VCO bias resistor connection
91	BSN2	I	Charge pump bias resistor connection
92	VCNT2	I	VCO control voltage
93	PO12	0	Charge pump outputs
94	PO22	0	
95	V <sub>DD2</sub>	Р	4.0 V
96	PCK	0	EFM data reproduction bit clock monitor
97		NC	
98	ZCQCK	0	ASP command acquisition clock output
99	COIN	0	ASP command output
100	RWC	0	Output to the ASP read/write control input
101	ZRAS0	0	Buffer RAM RAS signal output
102	ZCAS0	0	Buffer RAM CAS signal output
103	ZOE	0	Buffer RAM output enable
104	V <sub>SS0</sub>	Р	
105	ZUWE	0	Buffer RAM upper write enable
106	ZLWE	0	Buffer RAM lower write enable
107	RA0	0	
108	RA1	0	Data buffer RAM address signal outputs
109	RA2	0	
110	V <sub>DD0</sub>	Р	5 V
111	V <sub>SS0</sub>	0	
112	RA3	0	
113	RA4	0	
114	RA5	0	Data buffer RAM address signal outputs
115	RA6	0	
116	RA7	0	
117	RA8	0	
118	IO8	В	Data buffer RAM data input and output
119	IO9	В	These pins include built-in pull-up resistors.
120	IO10	В	
121	V <sub>SS0</sub>	Р	
122	IO11	В	
123	IO12	В	
124	IO13	В	
125	IO14	В	
126	IO15	В	Data buffer RAM data input and output
127	107	В	These pins include built-in pull-up resistors.
128	IO6	В	
129	IO5	В	
130	IO4	В	
131	IO3	В	
132	V <sub>DD2</sub>	Р	4.0 V
133	V <sub>SS0</sub>	Р	
134	102	В	Data buffer RAM data input and output
135	IO1	В	These pins include built-in pull-up resistors.
136	100	В	

#### LC895297

#### Continued from preceding page.

I : Input pin, O: Output pin, B : Bidirectional pin, P: Power supply pin, NC: Not connected

Pin No.	Pin name	Туре	Function
137	ZHRST	I	ATAPI control signal
138	V <sub>SS2</sub>	Р	
139	DD7	В	ATAPI data bus
140	DD8	В	
141	DD6	В	
142	DD9	В	
143	V <sub>DD0</sub>	Р	5 V
144	V <sub>SS2</sub>	Р	
145	DD5	В	ATAPI data bus
146	DD10	В	
147	DD4	В	
148	DD11	В	
149	V <sub>SS2</sub>	Р	
150	DD3	В	ATAPI data bus
151	DD12	В	
152	DD2	В	
153	DD13	В	
154	V <sub>DD0</sub>	Р	5 V
155	V <sub>SS2</sub>	Р	
156	DD1	В	ATAPI data bus
157	DD14	В	
158	DD0	В	
159	DD15	В	
160	V <sub>SS2</sub>	Р	
161	DMARQ	0	ATAPI control signal
162	ZDIOW	I	
163	ZDIOR	I	
164	IORDY	0	
165	ZDMACK	I	
166	HINTRQ	0	
167	ZIOCS16	0	
168	V <sub>SS2</sub>	Р	
169	DA1	I	ATAPI control signal
170	ZPDIAG	В	
171	DA0	I	
172	DA2	I	
173	ZCS1FX	I	
174	ZCS3FX	I	
175	ZDASP	В	
176	AV <sub>DD0</sub>	Р	4.0 V

Pin names that start with the letter Z are negative-logic signals. The following power-supply voltages must be provided;  $V_{DD0}$ : 5 V,  $V_{DD1}$  (for the 1-bit D/A converter): 5 V, and  $V_{DD2}$ : 4.0 V.  $V_{SS0}$  is the logic system ground,  $V_{SS1}$  is the 1-bit D/A converter ground, and VSS2 is the IDE interface drive ground.

#### **Thermal Design**

Since this IC supports operation at up to  $20\times$  speeds, it operates at extremely high speeds internally. Applications must take measures to dissipate the heat that results from this high-speed operation. IC operation is not guaranteed if adequate heat dissipation measures are not taken.

Heat Dissipation Example



Applications must be designed with a thermally conductive sheet above the LC895297 and the LC895297 positioned so that the system chassis contacts the thermally conductive sheet.

No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1998. Specifications and information herein are subject to change without notice.

A09483