CMOS IC

LC895198



CD-ROM Decoder for 32× ATAPI (IDE) Drives

## **Overview**

The LC895198 is a CD-ROM decoder that supports ATAPI (IDE) and includes 1 MB of on-chip DRAM.

## **Functions**

- CD-ROM ECC function
- Sub-code read function
- Built-in ATAPI (IDE) I/F (register and other blocks)
- CAV audio function
- Built-in DVD-ROM I/F (8-bit width)
- Built-in 1-Mbit DRAM

## **Features**

- 32× speed supported 16.6MBytes/s (with IORDY) Operation frequency: 33.8688 MHz
- 32× speed supported 16.6MBytes/s (without IORDY) Operation frequency: 36 MHz
- CD main channel, C2 flag, and subcode areas in buffer RAM can be set freely by user
- Built-in batch transfer function (function for sending CD main channel, C2 flag, subcode, etc., at one time)
- Built-in multi transfer function (function for sending several blocks at one time)

# **Specifications**

#### Absolute Maximum Ratings at $\mathbf{V}_{SS}$ = 0 V

- Built-in CAV-AUDIO function
- Built-in intelligent functions (auto buffering, auto decoding, CD-R support, etc.)
- Built-in subcode P to W buffering function (NO-ECC) and CD-TEXT support

## **Package Dimensions**

unit: mm

#### 3237-LQFP120



Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max	Ta = 25°C	-0.3 to +7.0	V
Input/output voltage	V <sub>I</sub> , V <sub>O</sub>	Ta = 25°C	-0.3 to V <sub>DD</sub> + 0.3	V
Allowable power dissipation	Pd max	Ta ≤ 70°C	400	mW
Operating temperature	Topr		0 to +70	°C
Storage temperature	Tstg		-55 to +125	°C
Soldering temperature (pin part only)		10 s	235	°C
Input/output power	I <sub>I</sub> , I <sub>O</sub>	Per 1 input/output reference cell	±20	mA

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

## Allowable Operating Ranges at Ta = 0 to +70°C, $V_{SS}$ = 0 V

#### I<sub>O</sub> cell 5.0 V supply voltage

Parameter Symbo		Conditions		Unit		
Farameter	Symbol	Conditions	min	typ	max	
Supply voltage	V <sub>DD</sub>		4.5	5.0	5.5	V
Input voltage range	V <sub>IN</sub>		0		V <sub>DD</sub>	V

#### Internal cell 3.3 V supply voltage

Parameter	Symbol Conditions			Unit		
Farameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V <sub>DD</sub>		3.0	3.3	3.6	V
Input voltage range	V <sub>IN</sub>		0		V <sub>DD</sub>	V

#### Electrical Characteristics at Ta = 0 to +70 $^{\circ}C$ , V<sub>SS</sub> = 0 V, V<sub>DD</sub> = 4.5 to 5.5 V

Parameter	Cumhal	Conditions	Appliaghla ping		Ratings			
Parameter	Symbol	Conditions	Applicable pins	min	typ	max	Unit	
Input high-level voltage	VIH	TTL levels	(1)	2.2	_	_	V	
Input low-level voltage	VIL		(1)	_	—	0.8	V	
Input high-level voltage	VIH	TTL levels	(0)	2.2	—	_	V	
Input low-level voltage	VIL	with pull-up resistor	(9)	_	—	0.8	V	
Input high-level voltage	VIH	TTL levels Schmitt	DRESP	2.2	_	_	V	
Input low-level voltage	VIL	with pull-down resistor	HDB0 to HDB7	_	_	0.8	V	
Input high-level voltage	VIH	TTL levels	(0) (0) (10)	2.4	_	_	V	
Input low-level voltage	VIL	Schmitt	(2), (3), (10)	_	_	0.8	V	
Output high-level voltage	V <sub>OH</sub>	$I_{OH} = -2 \text{ mA}$	(0)	V <sub>DD</sub> – 2.1	_	_	V	
Output low-level voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2 mA	(9)	_	_	0.4	V	
Output high-level voltage	V <sub>OH</sub>	$I_{OH} = -8 \text{ mA}$	(4)	V <sub>DD</sub> – 2.1	_	_	V	
Output low-level voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	(4)	_	_	0.4	V	
Output high-level voltage	V <sub>OH</sub>	$I_{OH} = -4 \text{ mA}$	(7) (10)	V <sub>DD</sub> – 2.1	_	_	V	
Output low-level voltage	V <sub>OL</sub>	I <sub>OL</sub> = 24 mA	(7), (10)	_	_	0.4	V	
Output low-level voltage	V <sub>OL</sub>	I <sub>OL</sub> = 24 mA	(8)	-	_	0.4	V	
Output low-level voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	(5), (6)	-	_	0.4	V	
Input leak current	IIL	$V_{I} = V_{SS}, V_{DD}$	(1), (2), (3), (10)	-10		+10	μA	
Output leak current	I <sub>OZ</sub>	During high-impedance output	(5), (7), (8), (10)	-10		+10	μA	
Pull-up resistance	R <sub>UP</sub>		(6), (9)	40	80	160	kΩ	
Pull-down resistance	R <sub>DN</sub>	DRESP, DREQ, HDB0 to HDB7		40	80	160	kΩ	

The applicable pin sets are as follows.

INPUT

(1) ATPINSEL, CSCTRL, SUA0 to SUA6, BCK, C2PO, LRCK, DSDATA, SBS0, SCOR, WFCK, TEST0 to TEST1, AUDIOCK

(2) ZRESET, ZCS, ZRD, ZWR, CSEL

(3) DA0 to DA2, ZCS1FX, ZCS3FX, ZDIOR, ZDIOW, ZDMACK, ZHRST

OUTPUT

(4) EXCK, DREQ, MCK, MCK3

(5) ZRSTCPU

(6) ZINT, ZINT1, ZSWAIT

(7) DMARQ, HINTRQ

(8) IORDY, ZIOCS16

INOUT

(9) D0 to D7

(10) DD0 to DD15, ZDASP, ZPDIAG

Note: Pins other than XTAL and XTALCK are not included in DC characteristics.

## **Recommended Oscillator Circuit Example**



 $R1 = 1 M\Omega$ 

#### $R2 = 15 \Omega$

C1 = 0

C2 = 47 pF

When the ceramic clock oscillator frequency is 33.8688 MHz:

(The 33.8688 MHz in this recommended example is the third harmonic.)

The exact values of the components are influenced by the printed circuit board used. Consult with the manufacturer of the oscillator element used to determine these values.

#### **Block Diagram**



A12525

- WFCK, SBSO, SCOR \*1
- \*2 BCK, SDATA, LRCK, C2PO
- DD0 to DD15, ZDASP, ZPDIAG \*3
- ZCS1FX, ZCS3FX, DA0 to DA2, ZDIOR, ZDIOW, ZDMACK, CSEL \*4
- \*5 DMARQ, HINTRQ, ZIOCS16, IORDY, ZHRST
- \*6 ZRD, ZWR, SUA0 to SUA6, ZCS, CSCTRL
- \*7 D0 to D7
- HDB0 to HDB7, DRESP \*8 DREQ
- \*9
- \*10 DBCK, DLRCK, DSDATA
- \*\*1 HISIDE(WD25C32) is made by WESTERN DIGITAL

#### LC895198

in Func	tions						Туре		
C895198	Pin Functions 1			I	INPUT	В	BIDIRECTION	NC	NOT CONNEC
	PINSEL (pin 113	3) is 0)		0	OUTPUT	Р	POWER		
Pin No.	Pin	Туре			Fu	nction			
1	V <sub>DD0</sub>	P	5.0 V		1 4	Inction			
2	DREQ	Г О	DVD ECC data reques	et oute	<del>t</del>				
3	DREQ		DVD ECC data leque						
4	HDB7 (IOP0)	B		signari	nput				
5	HDB7 (IOP0) HDB6 (IOP1)	B	-						
6	HDB5 (IOP 1)	B	-						
7	HDB3 (IOP2) HDB4 (IOP3)	B	DVD ECC data I/O						
		В	_	itabad	to function on genera	1.0.000	ana I/O narta hu ragi		tingo
8	HDB3 (IOP4)	В	These pins can be sw	nchea	to function as genera	ii-purp	ose i/O ports by regis	ster set	ungs.
9	HDB2 (IOP5)	В	-						
10	HDB1 (IOP6)		_						
11	HDB0 (IOP7)	В		-l - t					
12	МСКЗ	0	XTALCLK 1/1, 1/2, an	a stop	output				
13	V <sub>SS0</sub>	P	0.01/						
14	V <sub>DD1</sub>	P	3.3 V						
15	V <sub>DD0</sub>	P	5.0 V						
16	DSDATA	0							
17	DLRCK	0	D/A converter output						
18	DBCK	0							
19	C2PO		_						
20	SDATA		CD DSP interface						
21	BCK	1	_						
22	LRCK								
23	EXCK	0	_						
24	WFCK		Subcode I/O						
25	SBSO	I	_						
26	SCOR								
27	MCK	0	XTALCLK 1/1, 1/2, an						
28	XTALCK	I	Crystal oscillator circu						
29	XTAL	0	Crystal oscillator circu	it outp	ut				
30	V <sub>SS0</sub>	Р							
31	V <sub>DD1</sub>	Р	3.3 V						
32	V <sub>DD0</sub>	P	5.0 V						
33	V <sub>SS0</sub>	P							
34	CSCTRL	1	Active low/active high			oller C	S pin		
35	ZRD	I	Microcontroller data re	-					
36	ZWR	I	Microcontroller data w	-					
37	ZCS	I	Register chip select in	put fro	m the microcontroller				
38	SUA0	I	4						
39	SUA1	I	4						
40	SUA2	I	4						
41	SUA3	I	Microcontroller registe	er seled	ction signals				
42	SUA4	1	_						
43	SUA5	I	4						
44	SUA6	1							
45	V <sub>DD1</sub>	Р	3.3 V						
46	V <sub>DD0</sub>	Р	5.0 V						
47	V <sub>SS0</sub>	Р							

Pin No.	Pin	Туре	Function
48	D0	В	
49	D1	В	
50	D2	В	
51	D3	В	Microcontroller data signals.
52	D4	В	These pins have built-in pull-up resistors.
53	D5	В	
54	D6	В	
55	D7	В	
56	ZINT0	0	Interrupt request signal output to the misroportfollor
57	ZINT1	0	Interrupt request signal output to the microcontroller
58	ZSWAIT	0	WAIT signal output to the microcontroller
59	ZRSTCPU	0	CPU reset signal output
60	V <sub>SS0</sub>	Р	
61	V <sub>DD0</sub>	Р	5.0 V
62	CSEL	1	
63	ZHRST	1	
64	ZDASP	В	ATAPI control signals
65	ZCS3FX	I	1
66	ZCS1FX	1	1
67	V <sub>SS1</sub>	Р	
68	DA2	1	
69	DA0	1	
70	ZPDIAG	В	ATAPI control signals
71	DA1	-	-
72	V <sub>SS1</sub>	P	
73	ZIOCS16	0	
74	HINTRQ	0	ATAPI control signals
75	V <sub>SS1</sub>	P	
76	V <sub>DD1</sub>	P	3.3 V
77	ZDMACK		
78	IORDY	0	ATAPI control signals
79	V <sub>SS1</sub>	P	
80	ZDIOR	1	
81	ZDIOW		_ ATAPI control signals
82	DMARQ	0	
83	DDI15	В	
		В	ATAPI data bus
84 85	DD0	P	
	V <sub>SS1</sub>	B	
86	DD14		-
87	DD1	B	ATAPI data bus
88	DD13	В	4
89	DD2	В	
90	V <sub>SS1</sub>	P	
91	V <sub>DD0</sub>	P	5.0 V
92	DD12	В	-
93	DD3	В	ATAPI data bus
94	DD11	В	4
95	DD4	В	
96	V <sub>SS1</sub>	Р	
97	DD10	В	4
98	DD5	В	ATAPI data bus
99	DD9	В	
100	V <sub>SS1</sub>	Р	

Pin No.	Pin	Туре	Function
101	DD6	В	
102	DD8	В	ATAPI data bus
103	DD7	В	
104	V <sub>DD1</sub>	Р	3.3 V
105	V <sub>DD1</sub>	Р	3.3 V
106	V <sub>DD0</sub>	Р	5.0 V
107	V <sub>DD1</sub>	Р	3.3 V
108	ZRESET	I	IC reset input
109	V <sub>DD1</sub>	Р	3.3 V
110	V <sub>SS0</sub>	Р	
111	TEST1	I	Test pin. This pin must be connected to V <sub>SS</sub> in normal operation.
112	V <sub>SS0</sub>	Р	
113	ATPINSEL	I	ATAPI pin layout selection. This pin must be connected to V <sub>SS0</sub> .
114	V <sub>SS0</sub>	Р	
115	TEST0	I	Test pin. This pin must be connected to V <sub>SS</sub> in normal operation.
116	V <sub>DD0</sub>	I	5.0 V
117	AUDIOCK	I	Clock input for the CAV audio block
118	V <sub>DD0</sub>	Р	5.0 V
119	V <sub>DD0</sub>	Р	5.0 V
120	V <sub>SS0</sub>	Р	

• Unused ("NC") pins must be left open. • Pins whose name begin with a Z operate with inverted (negative) logic. •  $V_{SS0}$  is the logic system ground and  $V_{SS1}$  is the IDE interface driver ground. • Applications must supply 5.0 V to  $V_{DD0}$  and 3.3 V to  $V_{DD1}$ .

## LC895198

in Funct	tions						Туре			
C895198	Pin Functions 2			Ι	INPUT	В	BIDIRECTION	NC	NOT CONNEC	
When AT	PINSEL (pin 113	3) is 1)		0	OUTPUT	Р	POWER			
Pin No.	Pin	Туре			F	unction				
1	V <sub>DD0</sub>	Р	5.0 V							
2	DREQ	0	DVD ECC data reque	st outp	ut					
3	DRESP	1	DVD ECC data latch	DVD ECC data latch signal input						
4	HDB7 (IOP0)	В		-						
5	HDB6 (IOP1)	В	-							
6	HDB5 (IOP2)	В	-							
7	HDB4 (IOP3)	В	DVD ECC data I/O							
8	HDB3 (IOP4)	В	These pins can be sw	vitched	to function as gene	ral-purp	ose I/O ports by regi	ster set	ttings.	
9	HDB2 (IOP5)	В							0	
10	HDB1 (IOP6)	В								
11	HDB0 (IOP7)	В	-							
12	MCK3	0	XTALCLK 1/1, 2/5, 1/	5, 1/512	2, and stop output					
13	V <sub>SS0</sub>	Р	, ,	,	, <u>, ,</u>					
14	V <sub>DD1</sub>	Р	3.3 V							
15	V <sub>DD0</sub>	Р	5.0 V							
16	DSDATA	0								
17	DLRCK	0	DAC converter output							
18	DBCK	0	-							
19	C2PO									
20	SDATA		- CD DSP interface							
21	BCK									
22	LRCK		-							
23	EXCK	0								
24	WFCK		-							
25	SBSO		Subcode I/O							
26	SCOR	1	-							
27	MCK	0	XTALCLK 1/1, 1/2, ar	nd stop	output					
28	XTALCK	1	Crystal oscillator circu							
29	XTAL	0	Crystal oscillator circu							
30	V <sub>SS0</sub>	Р	,							
31	V <sub>DD1</sub>	Р	3.3 V							
32	V <sub>DD0</sub>	P	5.0 V							
33	V <sub>SS0</sub>	P								
34	CSCTRL	1	Active low/active high	selecti	on for the microcor	troller C	S pin			
35	ZRD	1	Microcontroller data r			-	-			
36	ZWR	1	Microcontroller data w		•					
37	ZCS	1	Register chip select ir	-	-	er				
38	SUA0	I								
39	SUA1	1	1							
40	SUA2	1	1							
41	SUA3	1	Microcontroller registe	er selec	tion signals					
42	SUA4		-							
43	SUA5	I	1							
44	SUA6	I	1							
45	V <sub>DD1</sub>	P	3.3 V							
46	V <sub>DD0</sub>	P	5.0 V							
47	V <sub>SS0</sub>	P								

Pin No.	Pin	Туре	Function	
48	D0	В		
49	D1	В		
50	D2	В		
51	D3	В	Microcontroller data signals.	
52	D4	В	These pins have built-in pull-up resistors.	
53	D5	В		
54	D6	В		
55	D7	В		
56	ZINT0	0	Interrupt request simple output to the misrocontroller	
57	ZINT1	0	Interrupt request signal output to the microcontroller	
58	ZSWAIT	0	WAIT signal output to the microcontroller	
59	ZRSTCPU	0	CPU reset signal output	
60	V <sub>SS0</sub>	Р		
61	V <sub>DD0</sub>	Р	5.0 V	
62	CSEL	1		
63	DD7	В		
64	DD8	В	ATAPI control signals	
65	DD6	В	ATAPI data bus	
66	DD9	В	1	
67	V <sub>SS1</sub>	Р		
68	DD5	В		
69	DD10	В	-	
70	DD4	B	ATAPI data bus	
71	DD11	B	-	
72	V <sub>SS1</sub>	P		
73	DD3	В		
74	DD12	В	ATAPI data bus	
75	V <sub>SS1</sub>	P		
76	V <sub>DD1</sub>	P	3.3 V	
77	DD2	В		
78	DD13	B	ATAPI data bus	
79	V <sub>SS1</sub>	P		
80	DD1	В		
81	DD14	В	-	
82	DD14 DD0	В	ATAPI data bus	
83	DD15	B	-	
	DD13	0	ATAPI control signal	
84 85		P		
	V <sub>SS1</sub> ZDIOW	-		
86			-	
87	ZDIOR	I 0	ATAPI control signal	
88	IORDY	0	4	
89	ZDMACK	I		
90	V <sub>SS1</sub>	P		
91	V <sub>DD0</sub>	P	5.0 V	
92	HINTRQ	0	4	
93	ZIOCS16	0	ATAPI control signal	
94	DA1			
95	ZPDIAG	В		
96	V <sub>SS1</sub>	Р		
97	DA0	I	4	
98	DA2	1	ATAPI control signal	
99	ZCS1FX	I		
100	V <sub>SS1</sub>	Р		

Pin No.	Pin	Туре	Function
101	ZCS3FX	1	
102	ZDASP	В	ATAPI control signal
103	ZHRST	I	
104	V <sub>DD1</sub>	Р	3.3 V
105	V <sub>DD1</sub>	Р	3.3 V
106	V <sub>DD0</sub>	Р	5.0 V
107	V <sub>DD1</sub>	Р	3.3 V
108	ZRESET	I	IC reset input
109	V <sub>DD1</sub>	Р	3.3 V
110	V <sub>SS0</sub>	Р	
111	TEST1	1	Test pin. This pin must be connected to V <sub>SS</sub> in normal operation.
112	V <sub>SS0</sub>	Р	
113	ATPINSEL	I	ATAPI pin layout selection. This pin must be connected to V <sub>DD0</sub> .
114	V <sub>SS0</sub>	Р	
115	TEST0	1	Test pin. This pin must be connected to $V_{SS}$ in normal operation.
116	V <sub>DD0</sub>	I	5.0 V
117	AUDIOCK	I	Clock input for the CAV audio block
118	V <sub>DD0</sub>	Р	5.0 V
119	V <sub>DD0</sub>	Р	5.0 V
120	V <sub>SS0</sub>	Р	

• Unused ("NC") pins must be left open.

• Pins whose name begin with a Z operate with inverted (negative) logic.

-  $V_{\text{SS0}}$  is the logic system ground and  $V_{\text{SS1}}$  is the IDE interface driver ground.

- Applications must supply 5.0 V to  $V_{DD0}$  and 3.3 V to  $V_{DD1}.$ 

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 1999. Specifications and information herein are subject to change without notice.