CMOS LSI

# No. ※ 4854A LC89517K SANYO Built-in Subcode Interface CD-ROM/CD-I Error Correction LSI

## Preliminary

## Overview

The LC89517K is a CD-ROM/CD-I error correction LSI that integrates the functions provided by the improved version of the LC89515 and a sub-code function in a single chip. The improved version of the LC89515 additionally supports double speed operation.

### Features

- Support for double speed operation (selectable by setting an internal register) at an operating frequency of 16.9344 MHz
- Built-in 12-byte FIFO for transfers from the system microcontroller to the host computer
- Built-in 12-byte FIFO for transfers from the host computer to the system microcontroller
- Direct connection to the LC8955 (an ADPCM decoder LSI) and the LC8953 (a 68000 CPU peripheral interface LSI)
- Sub-code data can be written to buffer RAM simply by connecting the CD DSP sub-code pin. This allows the system microcontroller to read the sub-code values.
- The system microcontroller can access buffer RAM through the LC89517K.
- Pseudo-SRAM support (An interface circuit is built in.)

## Package Dimensions

unit: mm

3151-QIP100E (FLP100)





Anyone purchasing any products described or contained herein for an above-mentioned use shall: ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:

- ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

#### Pin Assignment



.

#### **Pin Functions**

Pin No.	Pin	Туре	Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: Unconnected p Function			
1	RA9	0				
2	RA10	0				
3	RA11	0				
4	RA12	0	Data buffer RAM address signal outputs			
5	RA13	0				
6	RA14	0				
7	RA15	0				
8	V <sub>SS</sub>	Р				
9	100	В	Data buffer RAM data signals			
10	101	В	These pins have built-in pull-up resistors.			
11	102	В				
12	103	В				
13	104	В				
14	105	В				
15	106	В	Data buffer RAM data signals			
16	107	В	These pins have built-in pull-up resistors.			
17	V <sub>DD</sub>	P				
18	V <sub>SS</sub>	P				
19	HD0	В				
20	HD1	B	Host data signals			
21	HD2	В	These pins have built-in pull-up resistors.			
22	HD3	В				
23	V <sub>SS</sub>					
24	HD4	в				
25	HD5	В				
26	HD6	8	ese pins have built-in pull-up resistors			
27	HD7	8				
28						
29	V <sub>SS</sub> HDE	P	Host erasure flag output (Connect to V <sub>DD</sub> if unused.)			
30		P	Host erasure hay builbut (connect to voo ir unused.)			
31	V <sub>SS</sub>	- P				
	V <sub>SS</sub>					
32		NC NC				
33		NC				
34		NC				
35		NC				
36	ERA	B	Data buffer RAM erasure flag signal (Connect to V <sub>SS</sub> if unused.)			
37	ENABLE		Chip select signal input (from host computer)			
38		<u> </u>	Host command/data selection signal			
39	RAMSL	<u> </u>	DRAM/SRAM switch			
40	V <sub>SS</sub>	<u>Р</u>				
41	V <sub>DD</sub>	P				
42	HWR	1	Host data write signal input			
43	HRD	1	Host data read signal input			
44	WAIT	0	Wait signal output (to host). This pin can be switched to function as the DRQ signal.			
45	DTEN	0	Data enable signal output			
46	STEN	0	Status enable signal output			
47	EOP	0	End of process signal output. Used during DMA transfers.			
48		NC				
49		NC				
50	SELDRQ	1 1	Selects the mode for data transfers to the host.			

•

Continued from preceding page.

Pin No.	Pin	Туре	Function
51	RD	1	Microcontroller data read signal input
52	ŴR		Microcontroller data write signal input
53	<u>CS</u>		Chip select signal input (from microcontroller)
54	RS	1	Register selection signal
55	V <sub>DD</sub>	Р	
56	V <sub>SS</sub>	Р	
57	D0	в	
58	D1	В	
59	D2	В	
60	D3	В	Microcontroller data signals.
61	D4	В	These pins have built-in pull-up resistors.
62	D5	В	
63	D6	В	
64	D7	В	
65	V <sub>SS</sub>	Р	
			Interrupt request signal output (to the microcontroller)
66	ĪNT	0	This pin is an open drain output with a built-in pull-up resistor.
67	SWAIT	0	System microcontroller wait signal
68	TESTO	1	
69	TEST1	1	
70	TEST2	1	Test inputs. These pins should be tied low during normal operation.
71	TEST3	1	
72	EXCK	0	
73	WFCK	1	
74	SBSO	1	Sub-code I/O
.75	SCOR	1	
76	V <sub>DD</sub>	ρ	
77	SDATA	1	Serial data input
78	BCK	1	Serial data input clock
79	LRCK	1	44.1 kHz strobe signal input
80	C2PO	1	C2 pointer input
81	V <sub>SS</sub>	P	
82	XTALCK	1	Crystal oscillator input
83	XTAL	0	Crystal oscillator output
84	МСК	0	Outputs the XTALCK input signal divided by 2.
85	RESET	1	Chip select signal input
86	RCS	0	RAM chip select
87	RWE	10	RAM data write signal
88	ROE	0	RAM data read signal
89	V <sub>DD</sub>	Р	
90	V <sub>SS</sub>	P	
91	RAO	0	
92	RA1	0	
93	RA2	0	
94	RA3	0	
95	RA4	0	Data buffer RAM address signal outputs
96	RA5	0	
97	RA6	- 0	
98	RA7	0	
99	V <sub>SS</sub>		
	• * SS		

•

## **Specifications**

## Absolute Maximum Ratings at $\mathbf{V}_{SS}$ = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max	Ta = 25°C	-0.3 to +7.0	V
I/O voltage	V <sub>I</sub> , V <sub>O</sub>	Ta = 25℃	-0.3 to V <sub>DD</sub> + 0.3	V
Allowable power dissipation	Pd max	Ta ≤ 70°C	350	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-55 to +125	°C
Soldering temperature		10 seconds	260	°C

## Allowable Operating Ranges at Ta = –30 to +70°C, $V_{SS}$ = 0 V

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V <sub>DD</sub>		3.5	5.0	5.5	V
Input voltage range	V <sub>IN</sub>		0		V <sub>DD</sub>	V

#### DC Characteristics at Ta = -30 to +70 °C, $V_{SS}$ = 0 V, $V_{DD}$ = 3.5 to 5.5 V

Parameter	Symbol	Conditions	min	typ	max	Unit
Input high level voltage	V <sub>IH1</sub>					V
Input low level voltage	V <sub>IL1</sub>	All input pins other than (1) and XTALCK			0.8	V
Input high level voltage	V <sub>IH2</sub>	RESET, all bus pins (HRD, HWR, ENABLE, CMD, RD,	2.5			V
Input low level voltage	V <sub>IL2</sub>	CS, WR, WFCK, SBSO, SCOR) (1)			0.6	V
Output high level voltage	V <sub>OH1</sub>	I <sub>OH1</sub> = -2 mA: All output pins (including bus pins) other than (2) and XTALCK	2.4			v
Output low level voltage	V <sub>OL1</sub>	t <sub>OL1</sub> = 2 mA: All output pins (including bus pins) other than (2) and XTALCK			0.4	v
Output low level voltage	V <sub>OL2</sub>	I <sub>OL2</sub> = 2 mA: INT (open drain circuit with pull-up resistor) (2)			0.4	v
Output high level voltage	V <sub>OH3</sub>	$I_{OH3} = -6 \text{ mA: HD0 to HD7}$	2.4			v
Output low level voltage	V <sub>OL3</sub>	I <sub>OL3</sub> = 6 mA: HD0 to HD7			0.4	V
Input leakage current	L	V <sub>I</sub> = V <sub>SS</sub> , V <sub>DD</sub> : All input pins	-25		+25	μΑ
Pull-up resistance	RUP	All bus pins, INT	10	20	40	kΩ

#### Sample Recommended Oscillator Circuit

