CMOS LSI



Preliminary

Overview

The LC8920 is designed for synchronous, half-duplex, 9,600 bps CMOS single chip modem applications using public telephone networks. This LSI has built-in modulation-demodulation components meeting modem requirements, along with transmitter-receiver filters and V.24 interfacing. In addition, construction of Group 3 and Group 2 facsimile systems has been simplified.

The LC8920 conforms to V.29, V.27ter, T.30, T.4 and T.3 recommendations for telecommunications as set forth by CCITT (CCITT: International Telephone and Telegraph Consultative Committee). Transfer speeds supported by this LSI include 300, 2400, 4800, 7200 and 9600 bps rates. Advanced signal processing functions permit data transmission and reception even under poor line conditions.

Features

• CCITT recommendations

V.29 (9600 bps, 7200 bps and 4800 bps) V.27ter (4800 bps and 2400 bps) V.21ch2 (300 bps) T.30, T.4 and T.3

- Supports high-speed (V.29 and V.27ter) and low-speed (V.21ch2) simultaneous reception
- Half-duplex operation
- Capable of supporting Group 3 and Group 2 facsimiles
- · Programmable signal tone generation and detection
- Programmable DTMF (Dual Tone Multi Frequency) generation and detection
- Built-in adaptive automatic equalizer
- Built-in amplitude equalizers (rink amplitude equalizer and cable amplitude equalizer)
- Built-in transmitter-receiver filter (digital filter)
- Supports transmit level adjustment (-0.5 dBm step intervals)
- Dynamic receiving range (-7 dBm to -43 dBm)
- · Supports adjustment of transmit-receive sensitivity

Continued on the following page.

Package Dimensions

unit : mm





SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bildg., 1-10. 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Continued from the preceding page.

- DTE (Data Terminal Equipment) interface
- Serial interface (conforming to CCITT recommended V.24) and parallel interface
- HDLC (High-level Data Link Control) framing function (during applications of CCITT recommended V.21 ch2)
- Programmable call progress tone detection
- · Built-in eye-pattern generator
- Built-in diagnostic function
- Low consumption electric power (typ 250mW) and adopted CMOS (Complementary Metal Oxide Semiconductor)
- +5 V single power supply

Specifications

| Absolute Maximum Ratin | igs at GND = 0 | V | | | unit | |
|-----------------------------|---------------------------------|----------------------------|------------------------------|-----|-----------------|------|
| Maximum supply voltage | V _{DD} max | $Ta = 25^{\circ}C$ | -0.3 to +7.0 | | v | |
| I/O voltage | V _I , V _O | Ta = 25°C | -0.3 to V _{DD} +0.3 | | v | |
| Allowable power dissipation | Pd max | Ta≤70°C | 400 | | mW | |
| Operating temperature range | Topr | | -30 to +70 | | °C | |
| Storage temperature range | Tstg | | -55 to +125 | | °C | |
| Solder heat resistance | | Hand soldering (3 seconds) | 350 | | °C | |
| | | Reflow (10 seconds) | 235 | | °C | |
| Allowable Operating Ran | ge at Ta =30 | to +70°C, GND = 0V | min | typ | max | unit |
| Supply voltage | V_{DD} | | 4.5 | 5.0 | 5.5 | v |
| Input voltage range | V_{IN} | | 0 | | V _{DD} | v |

Electrical Characteristics

DC Characteristics Input Characteristic at GND = 0 V, V_{DD} = 4.5 to 5.5 V and Ta = -30 to +70°C

| Item | Symbol | Condition | Adaptive Pin | min | typ | max | unit |
|--------------------------------|------------------|--|--|-----------------------|--------------------|-----------------------|------|
| Input "H" level voltage | V _{IH} | TTL correspondence | D7 to D0, CS0B, CS1B, | 2.2 | | | v |
| Input "L" level voltage | V _{IL} | TTL correspondence | TST2 to TST0, PD15 to | | | 0.8 | V |
| Input leakage voltage | ار ا | V _{IN} = GND, V _{DD} | PD0, HOLDB, EXTCLK | -1 | | +1 | ·μA |
| Output "H" level voltage | V _{он} | I _{OH} ≕3mA: TTL | WEB, D7 to D0, IRQB, RLSDB, CTSB, RXD, DCLK, EYEX, EYEY, EYECLK, | 2.4 | | | v |
| Output "L" level voltage | V _{OL} | I _{OL} | EYESYNC, PD15 to PD0, PA13 to PA0, MENB, CLKOUT, HOLDACB | | · · · - | 0.4 | v |
| Output leakage voltage | loz | During high- impedance output | D7 to D0, PD15 to PD0 | -10 | +10 | | μA |
| Input frequency | f _{IN} | | X2 | · | 29.4912 | | MHz |
| V _{REF} input voltage | VREF | | V _{REF} | | V _{DD} /2 | | ٧ |
| V _{REF} impedance | R _{REF} | | | 1 | | | MΩ |
| Input voltage range | VIA | | RAX | V _{DD} X 0.2 | | V _{DD} X 0.8 | V |
| Output voltage range | VOA | | TXA | V _{DD} X 0.2 | | V _{DD} X 0.8 | v |
| Output impedance | Ro | | | | | 7.0 | kΩ |
| Consumable current | | V _{DD} ≈ 5.5V | | | | 80 | |
| Consomable Current | loo | V _{DD} = 5.0V | | | 50 | | mA |

Note: $GND = (AGND, DGND), V_{DD} = (AV_{DD}, DV_{DD})$

LC8920





A00695

| | · ··· | | ۱ m m m m m m m m m m m m m m m m m m m | r | | | | | |
|--------|------------------|------|---|------------------|------|----------|------|------------------|------|
| Number | Name | type | Number | Name | type | Nu | nber | Name | type |
| 1 | RESETB | I | 35 | EYECLK | 0 | | 69 | PD10 | В |
| 2 | DGND | Р | 36 | EYESYNC | 0 | | 70 | PD9 | В |
| 3 | X2 | | 37 | CABLEO | | | 71 | DGND | Р |
| 4 | WEB | 0 | 38 | CABLE1 | | | 72 | PD8 | В |
| 5 | MC | | 39 | TSTO | | | 73 | PD7 | В |
| 6 | A3 | | 40 | DGND | Р | | 74 | PD6 | В |
| 7 | A2 | | 41 | DVDD | Р | - | 75 | PD5 | В |
| 8 | A1 | I | 42 | TST1 | | | 76 | PD4 | B |
| 9 | A0 | | 43 | TST2 | 1 | | 77 | PD3 | В |
| 10 | D7 | В | 44 | ATST0 | 0 | | 78 | PD2 | В |
| 11 | D6 | В | 45 | AGND | Р | | 79 | PD1 | В |
| 12 | D5 | B | 46 | AVDD | P | | 80 | PD0 | В |
| 13 | D4 | В | 47 | ATST2 | 0 | | 81 | PA13 | 0 |
| 14 | DGND | Р | 48 | ATST1 | 0 | | 82 | PA12 | 0 |
| 15 | DV _{DD} | Р | 49 | V _{REF} | I | | 83 | PA11 | 0 |
| 16 | D3 | В | 50 | AUXIN | I | | 84 | PA10 | 0 |
| 17 | D2 | В | 51 | RXA | | | 85 | PA9 | 0 |
| 18 | D1 | В | 52 | OPA10 | 0 | | 86 | PA8 | 0 |
| 19 | D0 | В | 53 | OPA1M1 | | | 87 | PA7 | 0 |
| 20 | CSOB | I | 54 | OPA1M2 | | | 88 | PA6 | 0 |
| 21 | CS1B | | 55 | OPA1P | | | 89 | DV _{DD} | P |
| 22 | READB | | 56 | OPA2P | | | 90 | DGND | Р |
| 23 | WRITEB | I | 57 | OPA2M | | | 91 | PA5 | 0 |
| 24 | IRQB | 0 | 58 | OPA20 | 0 | | 92 | PA4 | 0 |
| 25 | RTSB | 1 | 59 | TXA | 0 | | 93 | PA3 | 0 |
| 26 | RLSDB | 0 | 60 | AGND | Р | | 94 | PA2 | 0 |
| 27 | CTSB | 0 | 61 | AV _{DD} | P | | 95 | PA1 | 0 |
| 28 | RXD | 0 | 62 | DGND. | Р | | 96 | PA0 | 0 |
| 29 | TXD | 1 | 63 | DV _{DD} | P | | 97 | HOLDACB | 0 |
| 30 | DGND | . Р | 64 | PD15 | В | | 98 | HOLDB | 1 |
| 31 | DCLK | 0 | 65 | PD14 | В | | 99 | MENB | 0 |
| 32 | EXTCLK | 1 | 66 | PD13 | В | 1 | 00 | CLKOUT | 0 |
| 33 | EYEX | 0 | 67 | PD12 | В | <u> </u> | | • · · · · · | |
| 34 | EYEY | 0 | 68 | PD11 | В | | | | |
| | | | | | | | | | |

Pin Description

1. Power Supply, Clock and Test Pins

| Name | Pin No. | 1/0 | Functions |
|-------------------------|---------------------------------------|-----|--|
| DV _{DD} | 15 41 63 89 | Р | These pins are for connecting to the digital power supply (+5 V). |
| DGND | 2 14 30 40 62 71 90 | Р | These pins are for connecting to the digital ground (0 V). |
| AV _{DD} | 46 61 | Ρ | These pins are for connecting to the analog power supply (+5 V). |
| AGND | 45 60 | Р | These pins are for connecting to the analog ground (0 V). |
| V _{REF} | 49 | Р | This pin is for connecting to the power supply reference (AV _{DD} /2V). |
| X2 | 3 | 1 | This pin is for connecting to the master clock (29.4912 MHz). |
| CLKOUT | 100 | 0 | This pin outputs 1/4 of the frequency (7.3728 MHz) of the master clock (X2). |
| TST0 TST1 TST2 | 39 42 43 | . 1 | These pins are for use during testing and are connected to the ground (0 V). |
| ATST0 ATST1 ATST2 | 44 48 47 | o | These pins are for use with analog testing. |

2 Data Terminal Equipment (DTE) Interface

| Name | Pin No. | 1/0 | Functions |
|--|--|-----|--|
| D0 D1 D2 D3 D4 D5 D6 D7 | 19 18 17 16 13 12 11 10 | 1/0 | These pins are for host CPU and data bus interfacing. |
| A0 A1 A2 A3 | 9 8 7 6 | 1 | These pins are for host CPU and address bus interfacing. |
| CS0B CS1B | 20 21 | 1 | These pins are for chip select signal interfacing. |
| READB | 22 | 1 | This pin is for interfacing the interface memory read signal. |
| WRITEB | 23 | | This pin is for interfacing the interface memory write signal. |
| IREQB | 24 | 0 | This pin is for interfacing the interruption request signal to the host CPU. |
| RESETB | 1 | | This pin is for interfacing the system reset signal. |

3. Diagnosis

| Name | Pin No. | I/O | Functions |
|---------|---------|-----|---|
| EYECLK | 35 | 0 | This pin is for diagnosis of the timing clock for generating eye pattern data. It can be used with an external shift register shift clock. |
| EYESYNC | 36 | 0 | This pin is for diagnosis of eye pattern synchronization signal. |
| EYEX | 33 | 0 | |
| EYEY | 34 | | These pins are for eye pattern data (8 bit MSB first) serial output. |

4. V.24 Interface

| Name | Pin No. | 1/0 | Functions |
|--------|---------|-----|---|
| RTSB | 25 | I | This pin is for interfacing the request to send (RTS) signal. When RTSB sets to an "L" level, transmission begins. When RTSB sets to an "H" level, transmission stops. |
| CTSB | 27 | 0 | This pin is for interfacing the clear to send (CTS) signal. When CTSB sets to an "L" level, transmission can proceed. When CTSB sets to an "H" level, transmission will not be accepted. |
| RLSDB | 26 | 0 | This pin is for interfacing received line signal detect (RLSD). When RLSDB sets to an "L" level and transmission is set to proceed, this pin functions as a timing signal for transmitting transmission data to a terminal. |
| TXD | 29 | 1 | This pin is for input of transmit data (TXD). |
| RXD | 28 | 0 | This pin is for output of receive data (RXD). |
| DCLK | 31 | 0 | This pin is for clock output using transmit-receive data. |
| EXTCLK | 32 | | This is the external input clock pin for use with Group 2. |

5. Cable Equalizer

| Name | Pin No. | 1/0 | Functions |
|--------|---------|-----|---|
| CABLE0 | 37 | 1 | This pin is for cable equalizer sector 0. |
| CABLE1 | 38 | I | This pin is for cable equalizer sector 1. |

6. Analog Signal

| Name | Pin No. | 1/0 | Functions | | | |
|--------|------------|-----|--|--|--|--|
| TXA | 59 | 0 | This pin is for transmitter analog output. | | | |
| RXA | 51 | 1 | This pin is for receiver analog input. | | | |
| AUXIN | 50 | 1 | This pin is for auxiliary analog input. | | | |
| OPA2P | 56 | 1 | | | | |
| OPA2M | | | This pin is for transmission buffer input and output. (For further details, refer to the circuit | | | |
| OPA20 | 58 | 0 | diagram.) | | | |
| OPA1P | 55 | 1 | | | | |
| OPA1M1 | 53 | 1 | This pin is for receiving buffer input and output. (For further details, refer to the circuit | | | |
| OPA1M2 | PA1M1 53 I | | diagram.) | | | |
| OPA10 | 52 | 0 | | | | |

7. System Signal

| Name | Pin No. | 5 I This pin is for the program mode control signal and is connected to a +5 V power supply. | | |
|-------|---------|--|--|--|
| МС | 5 | I | This pin is for the program mode control signal and is connected to a +5 V power supply. | |
| HOLDB | 98 | 1 | This pln is for the system hold signal and is connected to a +5 V power supply. | |

Note: Other pins are all left open.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall: ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

2. AC Characteristics

• DTE Interface Timing



(a) Read Cycle Timing



• Reset Timing



| ltern | Symbol | min | max | unit |
|---|--------|-----|-----|-------|
| Address stabilization time (in response to READB signal) | TAR | 40 | | nsec |
| Chip-select stabilization time (in response to READB signal) | TCR | 40 | | nsec |
| Data delay time | TRD | 30 | | nsec |
| Data float delay time | TDF | 10 | | nsec |
| Address hold time (in response to READB signal) | TRA | 10 | | nsec |
| Address stabilization time (in response to WRITEB signal) | TAW | 40 | | nsec |
| Chip-select stabilization time (in response to WRITEB signal) | тсw | 40 | | INSOC |
| Data setting time | TDW | 30 | | nsec |
| Data hold time | TWD | 10 | | nsec |
| Address hold time (in response to WRITEB signal) | TWA | 10 | | nsec |
| Reset pulse width | Trw | 500 | | nsec |

Circuit Connection Diagram

