

LC72137, 72137M

PLL Frequency Synthesizer for Electronic Tuning



Overview

The LC72137 and LC72137M are PLL frequency synthesizers for use in radio/cassette players. They allow high-performance AM/FM tuners to be implemented easily.

Features

- High-speed programmable frequency divider
 - FMIN: 10 to 160 MHz.....Pulse swallower (divide-by-two prescaler built in)
 - AMIN: 2 to 40 MHz......Pulse swallower
 0.5 to 10 MHz.....Direct division
- IF counter IFIN: 0.4 to 12 MHz.....For use as an AM/FM IF
- Reference frequency
 - Selectable from one of eight frequencies (crystal oscillator: 75 kHz)

counter

- 1, 3, 5, 3.125, 6.25, 12.5, 15, and 25 kHz
- Phase comparator
 - Supports dead zone control
 - Built-in unlock detection circuit
 - Built-in deadlock clear circuit
- Built-in MOS transistor for forming an active low-pass filter
- I/O ports
 - Dedicated output ports: 4
 - I/O ports: 2
 - Supports clock time base output
- Serial Data I/O
 - Supports CCB format communication with the system controller.
- Operating ranges
 - Supply voltage: 2.5 to 3.6 V
 - Operating temperature: -20 to +70°C
- Packages
 - -DIP22S/MFP20
- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

Package Dimensions

unit: mm

3059-DIP22S



unit: mm

3036B-MFP20



SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ}\mathrm{C},\,\mathrm{V}_{SS}$ = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{DD}	-0.3 to +7.0	V
	V _{IN} 1 max	CE, CL, DI, AIN	-0.3 to +7.0	V
Maximum input voltage	V _{IN} 2 max	XIN, FMIN, AMIN, IFIN	-0.3 to V _{DD} + 0.3	V
	V _{IN} 3 max	Ī <u>01</u> , <u>102</u>	-0.3 to +15	V
	V _O 1 max	DO	-0.3 to +7.0	V
Maximum output voltage	V _O 2 max	XOUT, PD	-0.3 to V _{DD} + 0.3	V
	V _O 3 max	BO1 to BO5, BOF, IO1, IO2, AOUT	-0.3 to +15	V
Maximum output current	I _O max	BO1 to BO4, IO1, IO2, DO, AOUT	0 to 6.0	mA
Allowable newer dissipation	Pd max	Ta ≤ 70°C: LC72136N (DIP22S)	350	mW
Allowable power dissipation	Pulliax	Ta ≤ 70°C: LC72136NM (MFP20)	180	mW
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

Allowable Operating Ranges at Ta = –20 to +70°C, \mathbf{V}_{SS} = 0 V

Parameter	Symbol	Conditions		Unit		
i didilicici	Gymbol	Conditions	min	typ	max	
Supply voltage	V _{DD}	V _{DD}	2.5		3.6	V
Innut high lovel veltage	V _{IH} 1	CE, CL, DI	0.7 V _{DD}		6.5	V
Input high-level voltage	V _{IH} 2	<u>101, 102</u>	0.7 V _{DD}		13	V
Input low-level voltage	V _{IL}	CE, CL, DI, IO1, IO2	0		0.3 V _{DD}	V
Output voltogo	V _O 1	DO	0		6.5	V
Output voltage	V _O 2	BO1 to BO4, IO1, IO2, AOUT	0		13	V
	f _{IN} 1	XIN: V _{IN} 1		75		kHz
	f _{IN} 2	FMIN: V _{IN} 2	10		160	MHz
Input frequency	f _{IN} 3	AMIN: V _{IN} 3, SNS = 1	2		40	MHz
	f _{IN} 4	AMIN: $V_{IN}4$, SNS = 0	0.5		10	MHz
	f _{IN} 5	IFIN: V _{IN} 5	0.4		12	MHz
	V _{IN} 1	XIN: f _{IN} 1	200		800	mVrms
	V _{IN} 2-1	FMIN: f = 10 to 130 MHz	20		800	mVrms
	V _{IN} 2-2	FMIN: f = 130 to 160 MHz	40		800	mVrms
Input amplitude	V _{IN} 3	AMIN: f _{IN} 3, SNS = 1	40		800	mVrms
	V _{IN} 4	AMIN: $f_{IN}4$, SNS = 0	40		800	mVrms
	V _{IN} 5-1	IFIN: f _{IN} 5, IFS = 1	40		800	mVrms
	V _{IN} 5-2	IFIN: $f_{IN}6$, IFS = 0	70		800	mVrms
Guaranteed crystal oscillator frequency	Xtal	XIN, XOUT *		75		kHz

* Note : Recommended crystal oscillator CI value : CI \leq 35 k Ω

Electrical Characteristics within the allowable operating ranges

Parameter	Symbol	Conditions		Ratings		Unit
i didificici	Symbol	Conditions	min	typ	max	Onic
	Rf1	XIN		8.0		MΩ
Internal feedback registers	Rf2	FMIN		500		kΩ
Internal feedback resistors	Rf3	AMIN		500		kΩ
	Rf4	IFIN		250		kΩ
Internal null down registers	Rpd1	FMIN		200		kΩ
Internal pull-down resistors	Rpd2	AMIN		200		kΩ
Internal output resistor	Rd	XOUT		250		kΩ
Hysteresis	V _{HIS}	CE, CL, DI, IO1, IO2		0.1 V _{DD}		V
Output high-level voltage	V _{OH} 1	PD: $I_0 = -1 \text{ mA}$	V _{DD} – 1.0			V
	V _{OL} 1	PD: I _O = 1 mA			1.0	V
		$\overline{\text{BO1}}$ to $\overline{\text{BO4}}$, $\overline{\text{IO1}}$, $\overline{\text{IO2}}$; $I_0 = 1 \text{ mA}$			0.25	V
Output low-level voltage	V _{OL} 2	$\overline{\text{BO1}}$ to $\overline{\text{BO4}}$, $\overline{\text{IO1}}$, $\overline{\text{IO2}}$; $I_0 = 5 \text{ mA}$			1.25	V
	V _{OL} 3	DO: I _O = 1 mA			0.25	V
	V _{OL} 4	AOUT, A _{IN} = 1.3 V			0.5	
	I _{IH} 1	CE, CL, DI: V _I = 6.5 V			5.0	μA
	I _{IH} 2	$\overline{101}, \overline{102}: V_1 = 13 V$			5.0	μA
	I _{IH} 3	$XIN: V_I = V_{DD}$	0.16		0.9	μA
Input high-level voltage	I _{IH} 4	FMIN, AMIN: $V_I = V_{DD}$	2.5		15	μA
	I _{IH} 5	IFIN: V _I = V _{DD}	5.0		30	μA
	I _{IH} 6	AIN: $V_I = 6.5 V$			200	nA
	I _{IL} 1	CE, CL, DI: $V_1 = 0 V$			5.0	μA
	I _{IL} 2	$\overline{101}, \overline{102}: V_1 = 0 V$			5.0	μA
	I _{IL} 3	$XIN: V_I = 0 V$	0.16		0.9	μA
Input low-level current	I _{IL} 4	FMIN, AMIN: $V_I = 0 V$	2.5		15	μA
	I _{IL} 5	IFIN: $V_I = 0 V$	5.0		30	μA
	I _{IL} 6	AIN: $V_{I} = 0 V$			200	nA
	I _{OFF} 1	$\overline{\text{BO1}}$ to $\overline{\text{BO4}}$, AOUT, $\overline{\text{IO1}}$, $\overline{\text{IO2}}$: V _O = 13 V			5.0	μA
Output off leakage current	I _{OFF} 2	DO: V _O = 6.5 V			5.0	μA
High-level three-state off leakage current	IOFFH	PD: $V_0 = V_{DD}$		0.01	200	nA
Low-level three-state off leakage current	IOFFL	PD: V _O = 0 V		0.01	200	nA
Input capacitance	C _{IN}	FMIN		6		pF
	I _{DD} 1	V_{DD} : Xtal = 75 kHz, f _{IN} 2 = 130 MHz, $V_{IN}2$ = 20 mVrms		2.5	6	mA
Current drain	I _{DD} 2	V _{DD} : PLL block stopped (PLL inhibit), Xtal oscillator operating (Xtal = 75 kHz)		20		mA
	I _{DD} 3	V _{DD} : PLL block stopped, Xtal oscillator stopped			10	μA

Pin Assignments





A08971

Block Diagram



Pin Descriptions

Symbol	Pin No. (MFP pin numbers are in parentheses.)	Туре	Functions	Circuit configuration
XIN XOUT	20 (19) 21 (21)	Xtal	Crystal oscillator connections (75 kHz)	
FMIN	13 (12)	Local oscillator signal input	 FMIN is selected when the serial data input DVS bit is set to 1. The input frequency range is from 10 to 160 MHz. The input signal passes through the internal divide-by-two prescaler and is input to the swallow counter. The divisor can be in the range 272 to 65535. However, since the signal has passed through the divide-by-two prescaler, the actual divisor is twice the set value. 	A02599
AMIN	12 (11)	Local oscillator signal input	 AMIN is selected when the serial data input DVS bit is set to 0. When the serial data input SNS bit is set to 1: The input frequency range is 2 to 40 MHz. The signal is directly input to the swallow counter. The divisor can be in the range 272 to 65535, and the divisor used will be the value set. When the serial data input SNS bit is set to 0: The signal is directly input to a 12-bit programmable divider. The divisor can be in the range 4 to 4095, and the divisor used will be the value set. 	
CE	2 (1)	Chip enable	• Set this pin high when inputting (DI) or outputting (DO) serial data.	DS A02500
DI	3 (2)	Input data	 Inputs serial data transferred from the controller to the LC72137. 	DS
CL	4 (3)	Clock	 Used as the synchronization clock when inputting (DI) or outputting (DO) serial data. 	DS
DO	5 (4)	Output data	Outputs serial data transferred from the LC72137 to the controller. The data output is determined by the DOC0 to DOC2 bits in the serial data.	
V _{DD}	15 (14)	Power supply	 The LC72137 power supply pin. (V_{DD} = 2.5 to 3.6 V) The power on reset circuit operates when power is first applied. 	
V _{SS}	16 (15)	Ground	The LC72137N ground	Continued on next page

Continued from preceding page.

Symbol	Pin No. (MFP pin numbers are in parentheses.)	Туре	Functions	Circuit configuration
BO1 BO2 BO3 BO4	6 (5) 7 (6) 8 (7) 14 (13)	Output ports	 Dedicated outputs The output states are determined by the BO1 to BO5 bits in the serial data. Data: 0 = open, 1= low A time base signal (8 Hz) can be output from the BO1 pin. (When the serial data TBC bit is set to 1.) 	
101 102	9 (8) 10 (9)	Input or output ports	 I/O dual-use pins The direction (input or output) is determined by bits IOC1 and IOC2 in the serial data. Data: 0 = input port, 1 = output port When specified for use as input ports: The state of the input pin is transmitted to the controller over the DO pin. Input state: low = 0 data value high = 1 data value When specified for use as output ports: The output states are determined by the IO1 and IO2 bits in the serial data. Data: 0 = open, 1 = low These pins function as input pins following a power on reset. 	
PD	17 (16)	Charge pump output	• PLL charge pump output When the frequency generated by dividing the local oscillator signal frequency by N is higher than the reference frequency, a high level is output from the PD pin. Similarly, when that frequency is lower, a low level is output. The PD pin goes to the high-impedance state when the frequencies match.	A02603
AIN AOUT	18 (17) 19 (18)	LPF amplifier transistor connections	The n-channel MOS transistor used for the PLL active low-pass filter.	A02504
IFIN	10 (9)	IF counter	 Accepts an input in the frequency range 0.4 to 12 MHz. The input signal is directly transmitted to the IF counter. The result is output starting the MSB of the IF counter using the DO pin. Four measurement periods are supported: 4, 8, 16, and 32 ms. 	₩ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
NC	1 (-) 22 (-)	NC Pin	No connection	

Serial Data I/O Procedures

The LC72137 inputs and outputs data using the Sanyo CCB (computer control bus) audio IC serial bus format. This IC adopts an 8-bit address format CCB.

	I/O mode Address								Function				
	I/O mode	B0	B1	B2	B3	A0	A1	A2	A3	Function			
1	IN1 (82)	0	0	0	1	0	1	0	0	 Control data input mode (serial data input) 24 data bits are input. See the "DI Control Data (serial data input) Structure" item for details on the meaning of the input data. 			
2	IN2 (92)	1	0	0	1	0	1	0	0	 Control data input mode (serial data input) 24 data bits are input. See the "DI Control Data (serial data input) Structure" item for details on the meaning of the input data. 			
3	OUT (A2)	0	1	0	1	0	1	0	0	 Data output mode (serial data output) The number of bits output is equal to the number of clock cycles. See the "DO Output Data (Serial Data Output) Structure" item for details on the meaning of the output data. 			
		L: norr	nal high nal low	 		 	A1			<pre>//O mode determined /// // // // // // // // // // // // /</pre>			

DI Control Data (serial data input) Structure

1. IN1 Mode



2. IN2 Mode



DI Control Data Descriptions

No.	Control block/data				De	escription			Related data
	Programmable divider data	Data that	sets the p	rogrammal	ble divider	•			
	P0 to P15	A binary v	alue in wh	iich P15 is	the MSB.	The LSB char	nges depending	on DVS and SNS. (*: Don't care.)	
		DVS	SNS	LSB	Divisor	setting (N) Actual div		ual divisor	
		1	*	P0	272 t	o 65535	Twice the valu	ue of the setting	
		0	1	P0	272 t	o 65535	The value of the	he setting	
		0	0	P4	4	to 4095	The value of the	he setting	
(1)		Note: P0	to P3 are	ignored wł	nen P4 is t	the LSB.			
	DVS, SNS	 Selects th frequency 	•	• • •		IIN) for the pro	grammable divid	der, switches the	
		DVS	SNS	Input pi	n	Input frequer	icy range		
		1	*	FMIN		10 to 160	MHz	1	
		0	1	AMIN		2 to 40 l	MHz		
		0	0	AMIN		0.5 to 10	MHz		
		Note: See	e the "Prog	grammable	Divider" i	tem for details		-	
	Reference divider data R0 to R3	Reference	e frequenc	y (fref) sele	ection data	a			
		R3	R2	R1	R0	Re	ference frequen	icy (kHz)	
		0	0	0	0		25		
		0	0	0 1	1 0		25 25		
		0	0	1	1		25		
		0	1	0 0	0 1		12.5 6.25		
		0	1	1	0		3.125	5	
		0	1	1	1		3.125	5	
		1	0	0	0		5		
		1	0	0 1	1 0		5 5		
(2)		1	0	1	1		1		
		1 1	1 1	0 0	0 1		3 15		
		1	1	1	0	PLL	INHIBIT + Xtal C	DSC STOP	
		1	1	1	1		PLL INHIBI	т	
		and	e programr I IFIN pins		oulled-dow		are stopped, the e charge pump c	e FMIN, AMIN, output pin goes to	
	IF counter control data	• IF counter			specificati	ion			
	CTE	CTE = 1: CTE = 0:	-						
	GT0, GT1	IF counter			determina	tion			
(0)		GT1	GT0	Meas	surement	time (ms)	Wait	t time (ms)	150
(3)		0	0		4		:	3 to 4	IFS
		0	1		8			3 to 4	
		1	0		16			7 to 8	
		1	1		32		-	7 to 8	
						m for details.			
(4)	I/O port specification data IOC1, IOC2			nput or out e, 1 = outp		e I/O dual-use	pins (IO1 , IO2)		
<i>(</i>	Output port data BO1 to BO4, IO1, IO2	• BO1 to BO			put state o	data			IOC1
(5)	DOT 10 DO4, 101, 102	Data: 0 =	•		lloui	power-on rese			IOC2

Continued on next page.

Continued from preceding page.

DO pin control data DOC0, DOC1, DOC2		determine	s DO pin o	output				
DOC0, DOC1, DOC2		Data that determines DO pin output						
	DOC2	DOC1	DOC0	г	DO pin state			
	0	0	0	Open	F			
	0	0	1	Low when the unlock	state is detected			
	0	1	0	end-UC ^{*1}				
	0	1	1	Open				
	1	0	0	Open The IO1 pip state*2				
	1	1	1	Open				
	The open	state is se	elected fol	lowing a power-on reset.				
	DO p	oin				UL0, UL1, CTE,		
))	IOC1, IOC2		
		10	Count star	20	.			
		1 When e	end-UC is	set and an IF count is st				
			, ,		tes the DO nin goes low and			
				-	node) regardless of the values of			
Unlock detection data					ock discrimination.			
UL0, UL1	When a pl	hase erroi	greater th	nan the specified range of				
	that the P	LL is unlo	cked. (*: I	Don't care.)				
	UL1	UL0	ø	E detection width	Detector output	DOC0,		
	0	0	Stopped		Open	DOC1, DOC2		
	0	1	0		øE is output directly			
	1	*	±6.67 μs		øE is extended by 1 to 2 ms			
	Note: When unlocked, the DO pin goes low and the serial data output UL bit is 0.		erial data output UL bit is 0.					
Phase comparator control data	Phase cor	mparator o	dead zone	control data				
DZ0, DZ1	DZ1	DZ0		Dead zo	one mode			
	0	0	DZA					
	0	1	DZB					
	1	0	DZC					
	1	1	DZD					
	Dead zon	e width: D	ZA < DZB	< DZC < DZD				
Clock time base TBC				•	ut from $\overline{BO1}$ by setting TBC to 1.	BO1		
Charge pump control data	Data that	forcibly cc	ontrols the	charge pump output				
	DI	LC		Charge p	ump output			
	(D	Normal of	operation				
		1	Forced lo	w				
	V _{C0}	_C (deadloo	k clear cir	cuit). This is used when t	he circuit is deadlocked due to the			
	ULO, UL1 Phase comparator control data DZ0, DZ1 Clock time base TBC	1 1 1	Image: state is set in the open set in	1 0 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 1 The IOT pin state "2 The IOZ pin state "2 Open 1 1 1 0 1 The IOZ pin state "2 Open The open state is selected following a power-on reset Note: 1. end-UC: IF counter measurement completion 0 0 Do pin	1 0 1 The IOD pin state"? 1 1 0 0 The IOD pin state"? 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 0 0 0 1 1 1 0 0 0 0 0 0 1 1 1 1 0		

Continued on next page.

Continued from preceding page.

No.	Control block/data	Description	Related data
(11)	IF counter control data IFS	• This data should be set to 1 in normal operation. Setting this data to 0 switches the LC72137 to a reduced input sensitivity mode in which the sensitivity is reduced by 10 to 30 mVrms.	
(12)	LSI test data TEST 0 to TEST2	IC test data TEST0 TEST1 All three bits must be set to 0. TEST2 All the test data is set to 0 at a power-on reset.	
(13)	DNC	Data is set to 0	

DO Output Data (Serial Data Output) Structure

3. OUT mode



DO Output Data

No.	Control block/data	Description	Related data
(1)	I/O port data I2, I1	 Data latched from the states of the I/O ports, pins IO1 and IO2. This data reflects the pin states, regardless of whether they are in input or output mode. The data is latched when OUT mode is selected. I1 ← IO1 pin state High: 1 I2 ← IO2 pin state Low: 0 	IOC1, IOC2
(2)	PLL unlock data UL	• Data latched from the state of the unlock detection circuit UL \leftarrow 0: Unlocked UL \leftarrow 1: Locked or in detection stopped mode	ULO, UL1
(3)	IF counter binary data C19 to C0	• Data latched from the state of the IF counter, which is a 20-bit binary counter. C19 \leftarrow Binary counter MSB C0 \leftarrow Binary counter LSB	CTE, GT0, GT1

Serial Data Input (IN1/IN2) $t_{SU},\,t_{HD},\,t_{EL},\,t_{ES},\,t_{EH},\geq 0.75~\mu s,\,t_{LC}$ < 0.75 μs

1. CL: Normal high



2. CL: Normal low



Serial Data Output (OUT) $t_{SU},\,t_{HD},\,t_{EL},\,t_{ES},\,t_{EH},\geq 0.75~\mu s,\,t_{DC},\,t_{DH}$ < 0.35 μs

1. CL: Normal high



2. CL: Normal low



Note: Since the DO pin is an n-channel open drain circuit, the times for the data to change (t_{DC} and t_{DH}) will differ depending on the value of the pull-up resistor, printed circuit board capacitance.

Serial Data Timing







CL Stopped at the High Level

Parameter	Symbol	Pins	Conditions	min	typ	max	Unit
Data setup time	t _{SU}	DI, CL		0.75			μs
Data hold time	t _{HD}	DI, CL		0.75			μs
Clock low-level time	t _{CL}	CL		0.75			μs
Clock high-level time	t _{CH}	CL		0.75			μs
CE wait time	t _{EL}	CE, CL		0.75			μs
CE setup time	t _{ES}	CE, CL		0.75			μs
CE hold time	t _{EH}	CE, CL		0.75			μs
Data latch change time	t _{LC}					0.75	μs
Data output time	t _{DC}	DO, CL	These times depend on the pull-up resistance			0.35	μs
Data output time	t _{DH}	DO, CE	and the printed circuit board capacitances.			0.35	μs

Programmable Divider Structure



	DVS	SNS	Input pin	Set divisor	Actual divisor: N	Input frequency range (MHz)
A	1	*	FMIN	272 to 65535	Twice the set value	10 to 160
В	0	1	AMIN	272 to 65535	The set value	2 to 40
С	0	0	AMIN	4 to 4095	The set value	0.5 to 10

Note: * Don't care.

Sample Programmable Divider Divisor Calculations

- 1. For a 50 kHz FM step size (DVS = 1, SNS = *: FMIN selected)
 - FM RF = 90.0 MHz (IF = +10.7 MHz)
 - FM VCO = 100.7 MHz
 - PLL fref = 25 kHz (R0 to R1 = 1, R2 to R3 = 0)

100.7 MHz (FM VCO) \div 25 kHz (fref) \div 2 (FMIN: divide-by-two prescaler) = 2014 \rightarrow 07DE (HEX)

						<u> </u>				7		—)									
0	1	1	1	1	0	1	1	1	1	1	0	0	0	0	0	*	1			1	1	0	0
Ы	£	P2	P3	P4	P5	Ъ6	P7	84 84	64	P10	P11	P12	P13	P14	P15	SNS	DVS	CTE	DNC	8	듄	R2	R3

- 2. For a 5 kHz SW step size (DVS = 0, SNS = 1: AMIN high-speed side selected)
 - SW RF = 21.75 MHz (IF = +450 kHz)

SW VCO = 22.20 MHz

PLL fref = 5 kHz (R0 = R2 = 0, R1 = R3 = 1)

22.2 MHz (SW VCO) \div 5 kHz (fref) = 4440 \rightarrow 1158 (HEX)

\subseteq		3		<i></i>		5				L				1									
0	0	0	1	1	0	1	0	1	0	0	0	1	0	0	0	1	0			0	1	0	1
Ы	F	P2	P3	P4	P5	Ъ6	P7	P8	6d	P10	P11	P12	P13	P14	P15	SNS	DVS	CTE	DNC	8	표	R2	ß

- 3. For a 9 kHz MW step size (DVS = 0, SNS = 0: AMIN low-speed side selected)
 - MW RF = 1008 kHz (IF = +450 kHz)

MW VCO = 1458 kHz

PLL fref = 3 kHz (R0 to R1 = 0, R2 to R3 = 1)

1458 kHz (MW VCO) \div 3 kHz (fref) = 486 \rightarrow 1E6 (HEX)

	,					3				Ξ		<i></i>											
*	*	*	*	0	1	1	0	0	1	1	1	1	0	0	0	0	0			0	0	1	1
PO	Ы	Ρ2	P3	P4	P5	9d	P7	84 84	6d	P10	P11	P12	P13	P14	P15	SNS	DVS	CTE	DNC	8	듄	盗	БЯ

A08997

A08998

A08999

IF Counter Structure

The LC72137 IF counter is a 20-bit binary counter, and takes the IF signal from the IFIN pin as its input. The result of the count can be read out serially, MSB first, from the DO pin.



GT1	GT0	Measurement time									
GII	GIU	Measurement period (GT) (ms)	Wait time (t _{WU}) (ms)								
0	0	4	3 to 4								
0	1	8	3 to 4								
1	0	16	7 to 8								
1	1	32	7 to 8								

The IF frequency (Fc) is measured by determining how many pulses were input to the IF counter in the stipulated measurement time, GT.

 $Fc = \frac{C}{GT}$ (C = Fc × GT)

C: count value (number of pulses)

Sample IF Counter Frequency Calculations

1. For a measurement time (GT) of 32 ms and a count value (C) of 53980 (hexadecimal), which is 342,400 (decimal) IF frequency (Fc) = $342,400 \div 32$ ms = 10.7 MHz

	5	33	9		Q
	0 1 0	1 0 0 1	1 1 0 0	1 1 0 0	0 0 0 0 0
2 = J	C19 C18 C17	C16 C15 C14 C13 C13	C12 C10 C11 C12	8 2 8 3	8 3 8 8 8

2. For a measurement time (GT) of 8 ms and a count value (C) of E10 (hexadecimal), which is 3600 (decimal) IF frequency (Fc) = $3600 \div 8$ ms = 450 kHz

					<u> </u>				2			E										
			0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1	0	0	0	0
2	Ξ	٦٢	C19	C18	C17	C16	C15	C14	C13	C12	C11	C10	ຮ	8	C7	90 90	C5	5	ខ	3	5	8

A09001

A09002

IF Counter Operation



A02623

Before starting the IF count, the IF counter must be reset in advance by setting CTE in the serial data to 0. The IF count is started by changing the CTE bit in the serial data from 0 to 1. The serial data is latched by the LC72137 when the CE pin is dropped from high to low. The IF signal must be supplied to the IFIN pin in the period between the point the CE pin goes low and the end of the wait time at the latest. Next, the value of the IF count at the end of the measurement period must be read out during the period CTE is 1. This is because the IF counter is reset when CTE is set to 0.

Note: When operating the IF counter, the control microcontroller must first check the state of the IF-IC SD (station detect) signal and only after determining that the SD signal is present turn on IF buffer output and execute an IF count operation. Auto-search techniques that use only the IF counter are not recommended, since it is possible for IF buffer leakage output to cause incorrect stops at points where there is no station.

If the auto-search technique is implemented using only the IF counter in combination with an IF-IC without SD output, sensitivity-degradation mode (IFS = 0) should be selected.

Unlock Detection Timing

1. Unlock Detection Determination Timing

Unlock detection is performed in the reference frequency (fref) period (interval). Therefore, in principle, unlock determination requires a time longer than the period of the reference frequency. However, immediately after changing the divisor N (frequency) unlock detection must be performed after waiting at least two periods of the reference frequency.



Figure 1 Unlock Detection Timing

For example, if fref is 1 kHz (and thus the period is 1 ms), after changing the divisor N, the system must wait at least 2 ms before checking for the unlocked state.



Figure 2 Circuit Structure

2. Unlock Detection Software





3. When Outputting Unlock Data Using Serial Data Output:

Once the LC72137 detects an unlocked state, it does not reset the unlock data (UL) until the next data output (or data input) operation is performed. At the data output ① point in Figure 3, although the VCO frequency is stable (locked), the unlock data remains set to the unlocked state since no data output has been performed since the value of N was changed. Thus, even though the frequency became stable (locked), from the point of view of the data, the circuit is in the unlocked state. Therefore, the data output ① immediately following a change to the value of N should be seen as a dummy data, and the data from the second data output (data output ②) and later outputs should be seen as valid data.



Lock Determination Flowchart

When directly outputting data from the DO pin (set up by the DO pin control data)

Since the DO pin outputs the unlocked state (locked: high, unlocked: low) the timing considerations in the technique described in the previous section are not necessary. After changing the value of N, the locked state can be determined after waiting at least two periods of the reference frequency.

Notes on Clock Time Base Usage

When the clock time base output is used, the value of the pull-up resistor for the output pin ($\overline{BO1}$) must be at least 100 k Ω . We recommend the use of a Schmitt input on the receiving controller (microprocessor) to prevent chattering. This is to avoid degradation of the VCO C/N characteristics when using the built-in low-pass filter transistor to form the loop filter. Since the clock time base output pin and the low-pass filter transistor ground are the same mode in the IC, the time base output pin current fluctuations must be suppressed to limit the influence on the low-pass filter.



Other Items

1. Notes on the Phase Comparator Dead Zone

DZ1	DZ0	Dead-zone mode	Charge pump	Dead zone
0	0	DZA	ON/ON	<i>– –</i> 0 s
0	1	DZB	ON/ON	-0 s
1	0	DZC	OFF/OFF	+0 s
1	1	DZD	OFF/OFF	+ +0 s

Since correction pulses are output from the charge pump even if the PLL is locked when the charge pump is in the ON/ON state, the loop can easily become unstable. This point requires special care when designing application circuits.

The following problems may occur in the ON/ON state.

- Side band generation due to reference frequency leakage
- Side band generation due to both the correction pulse envelope and low frequency leakage

Schemes in which a dead zone is present (OFF/OFF) have good loop stability, but have the problem that acquiring a high C/N ratio can be difficult. On the other hand, although it is easy to acquire a high C/N ratio with schemes in which there is no dead zone, it is difficult to achieve high loop stability. Therefore, it can be effective to select DZA or DZB, which have no dead zone, in applications which require an FM S/N ratio in excess of 90 to 100 dB, or in which an increased AM stereo pilot margin is desired. On the other hand, we recommend selecting DZC or DZD, which provide a dead zone, for applications which do not require such a high FM signal-to-noise ratio and in which either AM stereo is not used or an adequate AM stereo pilot margin can be achieved.

Dead Zone

The phase comparator compares fp to a reference frequency (fr) as shown in Figure 4. Although the characteristics of this circuit (see Figure 5) are such that the output voltage is proportional to the phase difference Ø (line A), a region (the dead zone) in which it is not possible to compare small phase differences occurs in actual ICs due to internal circuit delays and other factors (line B). A dead zone as small as possible is desirable for products that must provide a high S/N ratio.

However, since a larger dead zone makes this circuit easier to use, a larger dead zone is appropriate for popularlypriced products. This is because it is possible for RF signals to leak from the mixer to the VCO and modulate the VCO in popularly-priced products in the presence of strong RF inputs. When the dead zone is narrow, the circuit outputs correction pulses and this output can further modulate the VCO and generate beat frequencies with the RF signal.









- 2. Notes on the FMIN, AMIN, and IFIN Pins Coupling capacitors must be placed as close as possible to their respective pin. A capacitance of about 100 pF is desirable. In particular, if a capacitance of 1000 pF or over is used for the IF pin, the time to reach the bias level will increase and incorrect counting may occur due to the relationship with the wait time.
- 3. Notes on IF Counting → SD must be used in conjunction with the IF counting time When using IF counting, always implement IF counting by having the microprocessor determine the presence of the IF-IC SD (station detect) signal and turn on the IF counter buffer only if the SD signal is present. Schemes in which auto-searches are performed with only IF counting are not recommended, since they can stop at points where there is no signal due to leakage output from the IF counter buffer.

4. DO Pin Usage Techniques

In addition to data output mode times, the DO pin can also be used to check for IF counter count completion and for unlock detection output. Also, an input pin state can be output unchanged through the DO pin and input to the controller.

5. Power Supply Pins

A capacitor of at least 2000 pF must be inserted between the power supply V_{DD} and V_{SS} pins for noise exclusion. This capacitor must be placed as close as possible to the V_{DD} and V_{SS} pins.

6. Note on VCO designing

VCO (local oscillator) must keep its oscillation even if the control voltage (Vtune) goes to 0V. When there is a possibility of oscillation halt, Vtune must be forcibly set to V_{CC} temporarily to prevent the PLL from being deadlocked. (Deadlock clear circuit)

Pin States at a Power-On Reset



A09008

Sample Application System

(Using the MFP20 package)



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of July, 1998. Specifications and information herein are subject to change without notice.