

No. 3438A

LC65404A

(A/D Converter, FLT drivers, PWM Output, and On-chip 4Kbyte ROM) 4-bit Single Chip Microcomputer for Control Applications

The LC65404A is a 52-pin CMOS 4-bit single chip microcomputer. It consists of a high-speed core CPU with the minimum cycle time = 0.92μ F, 8-bit AD converter with 8 input channels, 4Kbyte ROM and a 1Kbit RAM (256 x 4 bits).

The LC65404A has a total of 41 input/output (I/O) port pins; 29 for high withstand outputs (Drivers for fluorescent display tubes and LEDs), and 12 for input/output (including the alternative pins to interrupt inputs and serial input).

In addition, this single-chip microcomputer has a two-channel timer. This timer circuit block can be used as a general-purpose timer, watchdog timer, time base timer, PWM type DA converter, melody tone generator and the like within application products. It is designed based on various standby operation modes. As a result, the LC65404A microcomputer can be embedded into many kinds of home appliances as, for example, display control and timer control in audio visual products.


There is another microcomputer with almost all the LC65404A functions but oscillation circuit design and ambient operating temperature range. Its chip name is LC65204A. This single chip device has a subclock function and its operating temperature range is from minus 30 $^{\circ}$ C (-30) to plus 70 $^{\circ}$ C (+70). For detailed information, refer to its catalog. Note that the LC65404A should be used with the X1 pin connected to the VDD and the X2 pin left open.

Features:

- Seventy-seven instructions
- On-chip storage capacity; 4Kbyte ROM and 1Kbit (256 x 4 bits) RAM
- Minimum instruction cycle time: 0.92 μ s (4.33MHz at VDD = 4.5V or greater) 1.84 μ s (2.17MHz at VDD = 4.0V or greater)
- Reduced power dissipation mode through system clock selection by software
 - Main system clock = 4.19MHz : 0.95µs, 1.9µs and 30.6µs
- Operating temperature: Ta = -30 °C to +85 °C
- Working register/Flag function
 - (16 flags + 8 working registers) x 4 banks
- Stacks : 8 levels
- I/O ports : 41 (Total)
 - · High-voltage withstand output ports : 21
 - High-voltage withstand input/output ports: 8
 - Medium-voltage withstand input/output ports: 3
 - · Input/output ports: 9
- AD converter (sequential comparison type)
 - 8-bit Accuracy x 8 channels
- Timer: 2 channels
 - Timer 1 (interval timer): Also used as the PWM DAC and applicable to a divider at melody tone generation.
 - Time base timer for clock generation : 14-level divider on-chipped
- PWM DAC output : Also used as timer 1.
 - 6-bit PWM DAC + 8-bit PWM DAC or 14-bit PWM DAC
- Serial input/output interface (LSB first)
 - 8-bit input/output
- AC zero cross detection circuit
 - The AC zero cross detection circuit is allowed to be internally connected to the PF3/INTO pin through option data specification.

- Interrupt function: 5 interrupt sources and 4 vector addresses
 - · External interrupt sources: 2
 - · Timer interrupt sources: 2
 - · Serial input/output interrupt source: 1
- On-chip oscillation stabilization period wait function: Effective at the reset.
- Oscillation circuit: 1 type
 - · Main clock: 4.19MHz Crystal oscillation or 4.0MHz Ceramic oscillation
- Standby function: two modes; HALT mode and HOLD mode
- Supply voltage: 3.0V to 6.0V
- Package: DIP-52S
- Evaluation Tools: LC65999 (evaluation chip) + EVA800/850-TB651XX/2XX/3XX/4XX LC65PG20X/40X (piggyback)

System Block Diagram



Development Support


The development support tools for the LC65404A are as follows:

- (1) User's Manual
 - [LC65204A/404A User's Manual]
- (2) Development Tool Manual

[EVA800/850-LC651XX/2XX/3XX/4XX Development Tool Manual]

- (3) Development Tools
 - 3-1. Program development tools
 - i. MS-DOS Host Computer System and Cross Assembler (note 1)
 - ii. Cross Assembler --- MS-DOS-based Cross Assembler : LC65S.EXE
 - 3-2. Program evaluation tools
 - i. Evaluation Chip: LC65999
 - ii. Piggyback Microcomputer : LC65PG20X/40X
 - iii. Emulator: EVA-800 main unit and EVA chip board, or EVA-850 main unit and EVA chip board (note 2)


Outline of the Development Support System



(Note 1) MS-DOS: A trademark of Microsoft Corporation.


(Note 2) The EVA-800 and EVA-850 are general names given to emulators. They are qualified with suffixes (A, B, ...) because the emulators are updated very often. So use the latest version of the emulators by checking the suffixes carefully prior to program debug.

LC65404A Pin Assignment



Package Dimensions: 3128

(unit: mm)



SANYO: DIP52S

Pin Description

Pin Name	No.Of Pins	1/0	Functional Description	Output Driver	Option	Reset Status	Unused Pin Handling
VDD	1		Power supply pin	-	-		
Vss	1						
TEST	1	Ι	LSI test pin. This pin should be con- nected to the Vss pin during operation and has an internal pull-down resistor.	_		_	Always con- nected to the VSS pin.
RES	1	1	System reset input. This pin has an internal pull-up resistor.	_		_	_
AV+	1	_	Reference voltage input pin for A/D conversion	_	-	_	Always con- nected to the
AV-	1 1	-					VSS pin.
OSCI	1		Oscillation circuit component pins for system main clock generation. If external clock input is used, leave the OSC2 pin open and connect the external clock generator to the OSC1 pin. Feed-back resistor is internally provided.		_	_	_
OSC2	1	0	generator to the OSC1 pin. Feed-back resistor is internally provided.				
X1	1	ı	Unusable. Always leave the X2 pin Open and connect the X1 pin to the VDD.				X1: connected to the VDD pin.
×2	1	0		_	_		X2: left OPEN.
Vp	1	_	Load power for FLT output internal pull- down resistor	_	_	_	Connected to the VDD pin.
PAOto3		1/0	Input/output port pins PA0 to PA3 - Port function 4-bit data Input (IP Instruction) 4-bit data output (OP Instruction) 1-bit input decide operation (BP/BNP instruction) 1-bit output set and reset operations (SPB and RPB Instructions) - Low-level threshold input - All these four port pins can be used for two or more purposes: PA0/AD0: Also used as AD converter input pin AD0 PA1/AD1: Also used as AD converter input pin AD1 PA2/AD2: Also used as AD converter input pin AD2 PA3/AD3/INT1: Also used as AD converter input pin AD3 and as external interrupt signal input pin INT1	·	Each port pin can be set to output type (1) or (2): (1) Open Drain (OD) output (2) Pull-up resistor output	Output transistor OFF (H- level out- put)	Should be set to the open drain output type and then connected to the VSS pin.
PB0to3	4	1/0	Input/output port pins PB0 to PB3 - These port pins have the same function as port pins PA0 to PA3. - Low-level threshold input - All these four port pins can be used for two or more purposes: PB0/AD4/DAC0: Also used as AD converter input pin AD4 and 6-bit PWM output pin DAC0 PB1/AD5/DACT: Also used as AD converter input pin AD5 and 8-/14-bit PWM output pin DAC1 PB2/AD6/SQR: Also used as AD converter input pin AD6 and square waveform signal output pin SQR. PB3/AD7/START: Also used as AD converter input pin AD7 and standby control input pin START		Same as PAO to PA3	Same as PAO to PA3	Same as PAO to PA3.

Continued on next page.

Pin Name	No.Of Pins	1/0	Functional Description	Output Driver	Option	Reset Status	Unused Pin Handling
PC0to3	4	1/0	Input/output port pins PCO to PC3 - Same as port pins PAO to PA3 in function High-level threshold input - The output level of these four port pins can be set to 'H' or 'L' by option data at the same time FLT segment drive output	VDD-45V High-voltage withstand Medium cur- rent type	The output type of each port pin can be set to either (1) or (2) by option data. (1) Open Drain (OD) output (2) Pull-down resistor output output level specification option: The output level of all the four port pins can be simultaneously set to 'H' or 'L' at the reset by option data.	The output level at the reset can be set to 'H' or 'L' by option data,	Set the pin(s) to the open drain output type by option data and then connect it (or them) to the Vss pin through the resistance of some kohms. In addition, be sure to set the port output level at the reset to 'L'.
PD0to3	4	1/0	Input/output port pins PD0 to PD3 - Same as port pins PA0 to PA3 in function and characteristic.	Same as port pins PC0 to PC3	Same as port pins PC0 to PC3	Same as port pins PC0 to PC3	Same as port pins PC0 to PC3
PF0 to3	4	1/0	Input/output port pins PF0 to PF3 - Same as port pins PA0 to PA3 in function Schmitt input - All these four port pins can be used for two purposes: PF0/SI: Also used as B-bit serial input pin SI. PF1/SO: Also used as 8-bit serial output pin SO. PF2/SCK: Also used as 8-bit serial clock pin SCK PF3/INTO: Also used as external interrupt request input INTO. The AC zero cross detection circuit can be internally added to this pin by option data (AC zero cross interrupt function available).	PFO to PF2 Open Drain (OD) output type: With- stand voltage +15V Pull-up out- put type: Normal-volt- age withstand PF3 Normal-volt- age withstand Medium cur- rent type	option: Same as port pins PA0 to PA3. (2) The AC zero cross detection circult can be internally added to the INTO pin by option data.	Same as port pins PAO to PA3	Set the pin(s) to the open drain output type by option data and then connect it (or them) to the Vss pin.
PK0to3		0	Output port pins PKO to PK3 - Port functions 4-bit data output (OP Instruction) 1-bit set and reset operation (SPB and RPB instructions) 1-bit decide operation (BP and BNP instructions) - FLT segment drive output	Same as port pins PC0 to PC3	The output type of each port pin can be set to either (1) or (2). (1) Open Drain (OD) output (2) Pull-down resistor output	Output transistor OFF ('L' level out- put)	Set the pin(s) to the open drain output type by option data and then connect it (or them) to the VDD pin
PL0to3	4	0	Output port pins PLO to PL3 - Same as port pins PK0 to PK3 in function FLT digit drive output	VDD-45V High-voltage withstand Large current type	Same as port pins PKO to PK3	Same as port pins PK0 to PK3	pins PKO to PK3
PM0to3	4	0	Output port pins PM0 to PM3 Same as port pins PL0 to PL3 in function and characteristic	Same as port pins PLO to PL3	Same as port pins PKO to PK3	Same as port pins PKO to PK3	PK3
PN0to3	4	0	Output port pins PN0 to PN3 Same as port pins PL0 to PL3 in function and characteristic	Same as port pins PLO to PL3	Same as port pins PKO to PK3	Same as port pins PKO to PK3	Same as port pins PK0 to PK3
PO0 to3	4	0	Output port pins PO0 to PO3 Same as port pins PL0 to PL3 in function and characteristic	Same as port pins PLO to PL3		Same as port pins PKO to PK3	
PP0	1	0	Output port pin PPO - Same as port pins PLO to PL3 except for 1-bit configuration.	Same as port pins PLO to PL3	Same as port pins PK0 to PK3	Same as port pins PKO to PK3	

User Option types

1) Oscillation circuit options

The main clock oscillation circuit and the sub clock oscillation circuit can be selected from the following optional circuits:

Option name	Optional oscillation circuit					
Main clock oscillation circuit	Two-pin CF oscillation circuit					
	Two-pin X'tal (crystal) oscillation circuit					
	External clock input					
Sub clock oscillation circuit	Unused					

2) Output level option

This option is provided to set the output level of input/output ports C and D to either 'H' or 'L' at the reset. This sets the output level of the four pins at the same time.

Option name	Conditions				
1. 'H' level output at the reset	Simultaneous 4-bit setting (input/output ports C and D)				
2. 'L' level output at the reset	Simultaneous 4-bit setting (input/output ports C and D)				


3. Watchdog reset option

The watchdog reset option is used to select the watchdog reset function. Note that the watchdog reset function utilizes the time base timer.

Option name	Conditions				
1. Watchdog reset function select	An additional program routine is required in order for the time base interrupt request flag to be reset at a certain interval. This prevents the watchdog reset circuit from being activated in cases but a program upset.				
2. Watchdog reset function non-select					

4) AC zero cross detection input circuit option

The AC zero cross detection input circuit option is used to permit the INTO pin to internally have an AC zero cross detection circuit or Schmitt input circuit.



SW Option name	SW1	SW2
INTO input	а	а
AC zero cross input	b	b

5) Normal-voltage withstand/Medium-voltage withstand port output type option

This user option is used to allow the output circuit type of each normal-voltage withstand and mediumvoltage input/output port pin to be set to either the open drain output or the pull-up resistor output
(bit-by-bit setting only).

Option name	Circuit type	Applied ports
Open Drain (OD) output		Ports A, B and F
Pull-up resistor output		Ports A, B and F

6) High-voltage withstand port output type option

This user option is used to allow the output circuit type of each high-voltage input/output and high-voltage output port pin to either the open drain output or the pull-down resistor output (bit-by-bit setting only).

Option name	Circuit type	Applied ports
Open Drain (OD) output		Ports C and D
		Ports K, L, M, N, O and P
Pull-down resistor output	RD # THE	Ports C and D
		Ports K, L, M, N, O and P

Major LC65404A Characteristics

1. Absolute Maximum Ratings at Ta = 25 °C, Vss = 0V

Parameter	Symbol	Applied Pins and Remarks	Conditions	V _{DD} (V)	Limits	Unit
Maximum Supply Voltage	Voo max	Voo			-0.3to+7.0	
Input Voltage	V _I (1)	OSC1	At self-oscillation		Up to the voltage produced	
	Vı(2)	TEST, RES, OSC1	OSC1: at external clock input		-0.3toV _{DD} +0.3	
	V _I (3)	AV+			-0.3to VDD+0.3	1
	V _I (4)	AV-			-0.3toV _{DD} +0.3	
	V _I (5)	Vp			VDD-45toVDD+0.3	
Output Voltage	Vo(1)	OSC2	At self-oscillation		Up to the voltage produced	V
	Vo(2)	Ports K, L, M, N, O and port pin P0			Vpp - 45 to Vpp + 0.3	
Input/output Voltage	Vio(1)	Port pins F2 to F0	At open drain output		-0.3to+15	
	Vio(2)	Port pins F2 to F0	At pull-up resistor output		-0.3 to VDD+0.3	
	Vio(3)	Ports C and D			Vpp-45toVpp+0.3	
	Vio(4)	Ports A and B port pin F3			-0.3toV _{DD} +0.3	
Peak Output Current	IOP(1)	Ports A, B, and F			-2 to +10	
Surrent	IOP(2)	Ports, L, M, N, O and port pin PO			-30 to 0	
	IOP(3)	Ports C, D and K			-10to0	
Average Output Current	IOA(1)	Ports A, B, and F	Average value per		— 2 to +10	
Joi Tolle	IOA(2)	Ports L. M. N. O and port pin PO	- pin loi loonis		-30to0	1
	IOA (3)	Ports C, D, and K]		-10 to 0] mA
	ΣIOA(1)	Ports A and B	Total current		-16to+80]
	Σ IOA(2)	Port F	value of all		— 8 to +40	}
	ΣIOA(3)	Ports L, M, N, O and port pin PO	7		-50 to 0	}
	ΣIOA(4)	Ports C, D and K]		-50 to 0]
Maximum Power Dissipation	Pd max	DIP52S	Ta=-30to+85℃		580	mW
Ambient Operating Temperature	Topr				-30 to +85	
Ambient Storage Temperature	Tstg				-55 to +125	† °C

2. Allowable Operating Range at Ta = -30 $^{\circ}$ C to +85 $^{\circ}$ C, Vss = 0V

Parameter	Cumbal	Applied Pins		Limits					
	Symbol	and Remarks	Conditions	(V) _{OO} V	Min	Тур	Max	Unit	
Operating Power Supply Voltage (including a	V _{DD} (1)	Voo	0.92µs≦ Tcyc<36µs		4.5		6.0		
standby mode)	V _{DD} (2)	VDD.	1.84 µs ≤ Tcyc < 36 µs		4.0		6.0	.,	
	V _{DD} (3)	Voo	29.4µs≦ Tcyc<36µs		3.0		6.0	V _	
Memory backed-up Power Supply Voltage	Vst	VDD	Full standby mode (HOLD mode)		1.8		6.0	V	

Allowable Operating Range at Ta = -30 $^{\circ}$ C to +85 $^{\circ}$ C, Vss = 0V

	Parameter	Symbol	Applied Pins	Conditions			Limits		
			and Remarks		V _{DD} (V)	Min	Тур	Max	Unit
	out 'H'-level Itage	ViH(1)	OD type port pins F2 to F0	Output Nch (N-channel Tr. (transistor)OFF	3.0to6.0	0.80Vpp		13.5	
		ViH(2)	PU type port pins F2 to F0	Output Nch Tr. OFF	3.0to6.0	0.80Vpp	-	Voo	
		ViH(3)	Ports A and B	Output Nch Tr. OFF	3.0to6.0	1.9		V _{DD}	1
		Vi⊢(4)	Ports C and D	Output Nch Tr. OFF	4.5to6.0	0.80Vpp		VDD	ļ ,,
					3.0to6.0	0.85VDD		Voo	V
		ViH(5)	OSC1,START,PF3/ INT0, INT1 (Note 1)	See Fig. 3 (applies to OSC 1 only). Output Nch Tr. OFF (applies to other pins than OSC 1).	3.0to6.0	0.80VpD	•	Voo	
		ViH(6)	RES		1.8to6.0	0.80Vpp		VDD	
	ut 'L'-level tage	.Vi∟(1)	Port pins F2 to F0	Output Nch Tr. OFF	3.0to6.0	Vss	· · ·	0.20Vpp	
	tugo	VIL(2)	Ports A and B	Output Noh Tr. OFF	4.5to6.0	Vss		0.5	
		<u></u>			3.0to6.0	Vss		0.35	
		ViL (3)	Ports C and D	Output Neh Tr. OFF	3.0to6.0	Vss		0.40Vpp	
		V _{IL} (4)	TEST		4.5to6.0	Vss		0.30V _{DD}	V
	!				3.0 to 6.0	Vss		0.25V _{DD}	
		VIL (5)	OSC1, RES, PF3/ INT0, INT1 (Note 1)	See Fig. 3 (applies to OSC1 only). Output Nch Tr. OFF (applies to other pins than OSC1).	3.0to6.0	Vss		0.20V _{DD}	
Inat	ruction Cycle	VIL (6)	START		1.8to6.0	Vss		0.20V _{DD}	
Tim		Тсус		(Note 2)	(Note 2)	0.92		36	μS
Input	Frequency	Fxosc	OSC1	(Note 2)	3.0to6.0	3.6		4.33	MHz
External	Pulse Width	Twoscch TwosccL		See Fig. 3	4.5to6.0	70			-
Main Clock E Conditions					3.0to6.0	140			ns
Main	Rise and Fall Times	Toscr Toscf		See Fig. 3	3.0to6.0			30	ns

(Note 1) This does not apply to the case where the AC zero cross detection circuit has been internally added to the INTO pin by the user option data.

(Note 2) Frequencies are closely related to power supply voltages and instruction cycle times. So they should be studied in connection with supply voltages and cycle times.

3. Electrical Characteristics at Ta = -30 $^{\circ}$ C to +85 $^{\circ}$ C, Vss = 0V

Parameter	Symbol	Applied Pins	Conditions		Limits			
	ļ	and Remarks		V _{DD} (V)	Min	Тур	Max	Unit
Input 'H'-level Current	JiH(1)	OD type port plns F2 to F0	Output Nch (N channel) Tr. (transistor) OFF (including Nch Tr. OFF leakage current). Vin=+13.5V	3.0to6.0			+5.0	
	I⊪(2)	OD type ports A and B, and OD type port pin F3 (including multi-functional port pins INTO, INTI and START) (Note 1)	Output Nch (N channel) Tr. (transistor) OFF (including Nch Tr. OFF leakage current). Vin=VDD	3.0to6.0			+1.0	μΑ
	laH(3)	RES	Vin=V _{DD}	3.0to6.0			+1.0	
	In+(4)	OSC1	Vin=V _{DD}	3.0to6.0	·		+10	
	IH(5)	OD type ports C and D	Output Pch Tr OFF. Vin = VDD	3.0to6.0		+30	+100	
Input ['] L'-level Current	In_(1)	OD type ports A, B and F (Including multi-functional port pins INTO, INT1 and START) (Note 1)	Output Nch Tr. OFF. Vin = Vss	3.0to6.0	-1.0			μΑ
	In. (2)	PU type ports A, B and F (including multi- functional port pins INTO, INTT and START) (Note 1)	Output Nch Tr, OFF, Vin = Vss	3.0to6.0	-1.0	-0.5		mA
	jı∟(3)	RES	Vin≈Vss	3.0to6.0	-60	-25	V	
	1µ_(4)	OSC1	Vin=Vss	3.0to6.0	-10			
	Ia_(5)	OD type ports C and D	Output Pch (P channel) Tr. (transistor) OFF (Including Pch Tr. OFF leakage current), Vout = VDD - 40V	3.0to6.0	-30			μΑ
Output 'H'-level Voltage	Vo _H (1)	PU type ports A, B and F	IOH = -50 µA	4.5to6.0	VDD-1.2			
	VOH(2)	PU type ports A, B and F	IOH=-10µA	3.0to6.0	V _{DO} -0.5			
	Voh(3)	Ports L, M, N and O, and port pin P0	10H=-20mA	4.5to6.0	V _{DD} -2.1			
	Vон(4)	Ports L, M, N and O, and port pin PO	IOH=-1.0mA IOHs of other ports <-1mA	3.0to6.0	V _{DD} -1.0			V
	Von(5)	Ports C, D and K	I _{OH} = - 5 mA	4.5to6.0	V _{DD} -1.8			
	Vон(6)	Ports C, D and K	IOH=-1.0mA	3.0to6.0	V _{DD} -1.0			
			IOHs of other ports <-1mA					
Output 'L'-level	Vol(1)	Ports A, B and F	IoL == 5 mA	4.5to6.0			1.5	
Voltage	Vol.(2)	Ports A, B and F	Iou=1.0mA	3.0to6.0			0.5	i
			IOLs of other ports < 1mA					V

Electrical Characteristics at Ta = -30 $^{\circ}$ C to +85 $^{\circ}$ C, Vss = 0V

Parameter		Symbol	Applied Pins and Remarks	Conditions			Limits			
Output 'L'-level				Output Pch (P channel)	V _{DD} (V)	Min	Тур	Max	Uni	
Current (the current produced by pull-down resistors)		lor	PD type ports C, D, K, Ł, M, N and O, and PD type port pin P0	Tr. (transistor) OFF Vout=3.0V Vp=-35V	5.0	190	362	844		
Output OFF Leakage Current		Ioff(1)	OD type ports K, L, M, N and O, and OD type port pin P0	Output Pch (P channel) Tr. (transistor) OFF Vout=Voo	3.0to6.0			30	μA 	
		loff(2)	OD type ports K, L, M, N and O, and OD type port pin P0	Output Pch (P channel) Tr. (transistor) OFF Vout=VDD-40V	3.0to6.0	-30				
	up MOS Tr. stance	Rtru	PU type ports A, B and F	Output Nch (N channel) Tr. (transistor) OFF VIN = 0 V	5.0	. 8	12	30	kΩ	
Pull-	-up resistor	Ru	RES	V _{IN} = 0 V	5.0	100		400	kΩ	
Pull	-down resistor	Rd	PD type ports C, D, K, L, M, N and O, and PD type port pin PO	Output Pch (P channel) Tr. (transistor) OFF Vout=3.0V Vp=-35V	5.0	45	105	200	kΩ	
Hyst	eresis Voltage	VHYS	Port F and port pins INTO, INTI RES and START (Note 1)		3.0to6.0		0.1V _{DD}		٧	
	Input Clock Cycle	Tckcy(1)	SCK	See Figure 5.	4.0to6.0	0.8				
Ì	Output Clock Cycle	TCKCY(2)	SCK	See Figure 5.	4.0to6.0	2.0× Tcyc				
	Input Clock 'L'-level Pulse Width (Note 5)	TCKL(1)	SCK	See Figure 5.	4.0to6.0	0.3				
Serial Clock	Output Clock 'L'- level Pulse Width	TCKL(2)	SCK	See Figure 5.	4.0to6.0	Tcyc				
Š	Input Clock 'H'-level Pulse Width (Note 5)	Тскн(1)	SCK	See Figure 5.	4.0to6.0	0.3			μS	
	Output Clock 'H'-level Pulse Width	Тскн(2)	SCK	See Figure 5.	4.0to6.0	Teyc				
Input	Data Setup Time	Tick	CK SI	With reference to the rising edge of the SCK signal See Fig. 5.	4.0to6.0	0.2				
Serial	Data Hold Time	Тскі	SI			0.2				
Serial Output	Output Delay Time	Тско	so	With reference to the falling edge of the SCK signal. External resistance: 1 kohm. External capacitance: 50pF. See Fig. 5.				0.5		
tion	Oscillation Frequency Oscillation Stabilizing Oscillation Oscillation Period	foscx	OSC1 OSC2	See Fig. 1. (Note 2)	3.0to6.0		4.19		МН	
Self-oscillation	Oscillation Stabilizing Period	tmxs	(Note 3)	See Fig. 2				20	ms	
ock Self	Oscillation Frequency	FOSCCF		See Fig. 1, (Note 2)		3.92	4.0	4.08	Мн	
Main Clc Sondition	Frequency OScillation Stabillzing Period	tMCFS	1	See Fig. 3	ĺ			10	ms	

(Note 3) For oscillation constants, refer to Tables 1.

Electrical Characteristics at Ta = -30 $^{\circ}$ C to +85 $^{\circ}$ C, Vss = 0V

	Δ		Applied Dis-	nlied Piec		Limits				
	Parameter	Symbol	Applied Pins and Remarks	Conditions	V _{DD} (V)	Min	Тур	Max	Unit	
ristics	Input Frequency	FZIN	Apply to the case where the AC zero cross detection circuit has been interestly added to	① At open drain output ② At self-blas ON ③ See Fig.7.	V00(V)	40	, , , , , , , , , , , , , , , , , , ,	1000	Hz	
Characteristics	Input Voltage	Vzin	internally added to the PF3/INT0 pin by the user option data.	①, ②, ③ Coupling capacitance =		1.0		2.4	Vp-p	
	Detection Error	Vza		①, ②, ③ 60Hz sinewave signal input				±100	mV	
Detection Input	Input Current	huz		①, ②, ③ V _{IN} =V _{DD}	4.5to6.0			+40	_	
		lıLZ		①, ②, ③ VIN=VSS		-40		-	μΑ	
AC Zero Cross	Threshold Voltage	Vt*Acm		①, ②, ③	1	0.3V _{DD}	-	0.7∨ _{DD}	·	
	'L'-level Input Threshold Voltage	Vt*AcL		①, ②, ③			Vт*Асм -0.2		٧	
	Comparison Accuracy	VCECON	AD0to AD7	AV+=V _{DD} AV-=V _{SS}			± 1	± 2	LSB	
	Threshold Voltage	VTHCON				AV-		AV+		
60	Input Voltage	VINCON			i	AV-		AV+	V	
stic	Reference Input	AV+	AV+		j . ,	AV-		VDD	•	
steri	Voltage	AV-	AV-	1	5.0 ±10%	Vss		AV+		
Comparator Characteristics	Conversion Time	Tcc		Comparator speed 1/1. At 12 x TCYC. Comparator speed	1070	11 (T _{CYC} = 0.92µs) 21		96 (T _{CYC} = 8 \(\mu \s)	μS	
Comp	(with			1/2. At 23 x TCYC.		(T _{CYC} = 0.92\(\mu\s)		(T _{CYC} = 4μs)		
	Resolution						8		Bit	
	Absolute Accuracy			AV+=VDD	-		± 1	± 2		
mode)	Zero Scale Error	Ezs		AV-=VSS				± 1	LSB	
in A/D	Full Scale Error	EFS		<u>'</u>				± 1		
converter in	Conversion Time	TCAD		AD speed 1/1. At 26 x TCYC		24 (T _{CYC} = 0.92µs)		208 (T _{CYC} = 8µs)	_	
Conversion Characteristics (AD				AD speed 1/2. At 51 x TCYC.	5.0 ±10%	47 (T _{CYC} = 0.92μs)		204 (T _{CYC} = 4µs)	μS	
teri	Reference Input	AV+	AV+			AV-		VDD	.,	
arac	Voltage	AV-	AV-]	Vss		AV+	٧	
ion Ch	Reference Input Current Range	IRIF	AV+, AV-	AV+=V _{DD} AV-=V _{SS}		75	150	300	μА	
Convers	Analog Input Voltage Range	VAIN	AD0toAD7			AV-		AV+	V	
AD Co	Analog Port Input Current	lain	Port pins AD0 to AD7 (with the output circuit of the input/output multi-functional	Including output OFF leakage cur- rent. VAIN=VDD				1.	μА	
- [port plns set to OD type)	Vain=Vss	1	-1				

Electrical Characteristics at Ta = -30 °C to +85 °C, Vss = 0V

		Applied Pins				Limits		Unit
Parameter	Symbol	and Remarks	Conditions	V _{DD} (V)	Min	Тур	Max	Unit
Dissipated Current in Normal Operation Mode (Note 4)	IDDOP(1)	VDD	4.19MHz x 1/1: High-speed opera- tion mode (TCYC = 0.95 µs).	4.5to6.0		3	6	
	IDDOP(2)	Voo	4.19MHz x 1/2: High-speed opera- tion mode (TCYC = 1.9 us).	4.0to6.0		2	4	mA
	IDDOP(3)	VDD	4.19MHz x 1/32: Low-speed opera- tion mode (T _{CYC} = 30.5 µs).	3.0		0.3	1	
Dissipated Current in Standby Opera- tion Mode (Note 4)	IDDST(1)	Voo	4.19MHz main clock oscillation (HALT mode)	6.0		0.8	1.5	mΑ
	IDDST(2)	V _{DD}]	3.0		200	500	
Dissipated current in Full standby operation mode	IDDST(3)	VDD	Full standby mode (HOLD mode)	1.8			1	μA
(Note 4)	IDOST(4)	V _{DD}	Full standby mode (HOLD mode)	6.0		-	10	

(Note 4) The 'dissipated current' does not include the current flowing into the I/O port transistors, pullup/pull-down resistors.

(Note 5) When the internal clock is used, although according to the specifications TCKL(2) and TCKH(2)(=TCYC) are output from the SCK pin with the minimum clock width, there are cases where their clock widths become shorter than TCYC due to the value of the pull-up resistor. However, it is necessary to select a value for the pull-up resistor so that even at the minimum, these clock widths exceed the 0.3 µs stipulated for TCKL(1) and TCKH(1).





Fig. 1 Main clock oscillation circuit



Voo V_{DD} low limit OSC Oscillation stabilizing period Stabilized oscillation tmxs or tmcFs

Fig. 2. Main clock oscillation stabilizing period

Table 1. Guaranteed constants for Main clock oscillation

Supplier	Oscillator	CO1	CO2							
Kinseki	HC-49/U CL=13.2pF	15pF	15pF							
Nippon Denpa	AT-51 CL=16pF	22pF	22pF							
Murata	CSA4.00MG	33pF	33pF							
	CST4.00MGW	Not required	Not required	*						
V	KBR-4.0MS	33pF	33pF							
куосега	KBR-4.0ME\$	Not required	Not required	*						
	Kinseki Nippon Denpa	HC-49/U CL = 13.2 pF	HC-49/U 15pF	Kinseki HC-49/U CL=13.2pF 15pF 15pF Nippon Denpa AT-51 CL=16pF 22pF 22pF Murata CSA4.00MG 33pF 33pF CST4.00MGW Not required required required required required Not required required required required Kyocera KBR-4.0MS 33pF 33pF						

CO1 and CO2 tolerance: Within ±10% (including wire capacitance)

CL: Internal load capacitance of a crystal oscillator

*1: Three-pin (C internally provided) ceramic resonator




Fig.3. Input waveform of input clock (for main clock)





Fig. 4. Reset Circuit

(Note)
If power stabilizing time is zero, the reset time will be 10ms to 100ms with the C RES = 0.1µF.

If the power stabilizing period is rather long, the CRES value should be set properly so that the reset time period can be longer than the main clock oscillation stabilizing period.



Serial output load






Fig. 5 Serial clock timing



<AC zero cross detection>



<AC zero cross timing>




Fig. 6 AC zero cross detection

LC65404A Instruciton Set (by Function)

Convention

on
: ACcumulator
: ACcumulator bit t
: Carry Flag
: ConTroL register
: MaSTerinterrupt ENable flag
: Data Pointer
: E register
: Flag bit n PC : Program Counter
STACK : STACK register
bAt,bHa,
bLa : Working register
ZF : Zero Flag
()[] : Indicates the content.
+ : Transfer operation and its direction
+ : Subtraction AC ACt CF CTL

MSTEN DP

М : Memory : Subtraction M (DP) : Memory address specified by DP P (DPL) : Input/output port specified by DPL GP (DP) : Pseudo port specified by DP : And : Or ٧

: Exclusive Or

58			Operation Code		n n				Affected	
Instruction group type		Mnemonic	D, O6 D5 O4	D;D;D;D0	Sytem	Cycles	Operations	Operating Description	STS flag(s)	Remarks
8	CLA	Clear AC	1100	0000	1	ī	AC - O	Resets AC to 0.	ZF	+ 1
Instructions	CLC	Clear CF	1110	0001	1	,	CF ←O	Resets CF to 0,	CF	
퇃	STC	Set CF	1 1 1 1	0001	1	ī	CF 1	Sets CF to 1.	CF	
<u>.</u>	CMA	Complement AC	1110	1011	ī	ī	AC ←(AC)	Inverte all AC bits.	ZF	1
Manipulation	INC	Increment AC	0000	1110	1	ī	AC -(AC) +1	Increments AC by 1.	ZF CF	
Ē	DEC	Decrement AC	0000	1 1 1 1	1	1	AC -IACI -1	Decrements AC by 1.	ZF CF	
Accumulator &	RAL	Rolate AC left through CF	0000	0001	1	,	ACo ←(CF), ACn+1← (ACn), CF ←(AC3)	Rotates AC left through CF.	ZF CF	
Į	TAE	Transfer AC to E	0000	0011	1	1	E ←(AC)	Transfers AC to E.		
Į įĝ	XAE	Exchange AC with E	0000	1101	ī	,	(AC) \$(E)	Exchange the contents of AC and E.		
<u>§</u>	INM	Increment M	0010	1 1 1 0	1	1	M(DP)←(M(DP))+I	Increments M(DP) by 1,	ZF CF	
를	DEM	Decrement M	0010	1 1 1 1	ī	1	M(DP) ← (M(DP)) – 1	Decrements M(DP) by 1.	ZF CF	<u> </u>
Manipulation	SMB bit	Set M data bit	0000	1 0 8 1 8 0	ı	1	M(DP, B₁B₀) ←1	Sets the M(DP) bit specified by 8180.		
Memory	AMB bil	Resel M data bil	0010	1 0 8 180	,	1	M(DP, B1 B0) ← 0	Resets the M(DP) bit specified by B180.	ZF	
	AD	Add M to AC	0110	0000	1	1	AC-(AC)+(M(DP))	Adds AC and M(DP) in binary and sets its sum in AC.	ZF CF	
	ADC	Add M to AC with CF	0010	0000	ı	1	AC←(AC)+(M(DP)) +(CF)	Adds AC and M(DP) with CF in binary and sets its sum in AC.	ZF CF	
	DAA	Decimal adjust AC in addition	1 1 1 0	0110	ı	,	AC -(AC) + 6	Adds 6 to AC.	ZF	
ions	DAS	Decimal adjust AC in subtraction	1110	1010	1	ı	AC -(AC)+10	Adda 10 to AC.	ZF	
Instructions	EXL	Exclusive of M TO AC	1 1 1 1	0101	-	ŧ	AC-(AC)Y(M(DP))	Logically exclusive-Ors AC and M(DP) and sets its logical exclusive sum in AC.	ZF	
Compare I	AND	And M to AC	1 1 1 0	0 1 1	1	į.	AC-(AC)^(M(DP))	Logically Anda AC and M(DP) and seta its logical product in AC.	2 F	
	OA	Or M to AC	1110	0 0 1	١	1	AC(AC)V(M(DP))	Logically Ore AC and M(DP) and sets its logical sum in AC.	ZF	
Operation and	СМ	Compare AC with M	1111	1011	1	1	(M(OP))+(AC)+1	Compares AC with M(DP), and sets or resets CF and ZF according to the result. Comparison result CF ZF (M(DP)) > (AC) 0 0 (M(DP)) = {AC} 1 1 (M(DP)) < (AC) 1 0	ZF CF	
	CI dala	Compare AC with immediate data	0 0 1 0 0	1 1 0 0 3 2 + 0	2	2	13121110 +(AC)+1	Compares AC with immediate data 13/2/110, and sets or resets CF and ZF according to the result. Comparison result	ZF CF	
	CLI data	Compare DPc with immediate data	0010		2	2	(DP(1 ¥13121110	Compares DPL with Immediate data 13121110.	ZF	
	LI data	Load AC with Immediate data	1100	13121110	1	,	AC 3 2 0	Load immediate data Igiginio into AC.	2 F	* 1
	S	Store AC to M	0000	0010	١	1	M(DP) ← (AC)	Store AC to M(DP).		
g	L	Load AC from M	0010	0001	1	1	AC+(M(DP))	Load M(DP) Into AC.	ZF	
Instructions	XM data	Exchange AC with M then modify DPH with immediate data.	1010	0 M2M1M0	1	2	(AC)=(M(DP)) DPH ← (DPH) ∨ 0 M2 M1 M0	Exchanges the contents of AC and M(DP), then logically exclusive-Ors (DPH) and immediate data 0M2M1M0 and finally replaces DPH with the logical exclusive sum.	2 F	Whether of not 2F is allected depends on the result of ex- clusive-Oring be- tween (DPH) and OM2M;MD.
and Store	X	Exchange AC with M	1010	0000	1	2	(AC)=(M(DP))	Exchanges the contents of AC and M(DP).	ZF	Whether or not ZF is structed depends on the DPH content at the time when the instruction is executed.
Load 2	χı	Exchange AC with M then increment DPs	1111	1110	1	2	(AC)=(M(DP)) DPL+-(DPL)+1	Exchanges the contents of AC and M(DP) and then increments DPL by 1.	ZF	Whether or not ZF is affected depends on the DPL increment.
	хD	Exchange AC with M then decrement DPs	1 1 1 1	1111	1	2	(AC) ⇒ (M(DP)) DPL ← (DPL) - 1	Exchanges the contents of AC and M(DP) and then decrements DPL by 1.	ZF	Whether or not ZF is affected depends on the DPL decrement,
	RTBL	Read table data from program ROM	0110	0011	1	2	AC.E ← ROM {PCh, E, ACJ	Replaces the PC low-order 8 bits with E and AC, and then loads the contents of the ROM address specified by the new PC contents into AC and E.		

88	Operation Code					Γ	 			<u> </u>
tructi		Mnemonic	· · · · · · · · · · · · · · · · · · ·		Bytes	Cycles	Operations	Operating Description	Affected STS flag(s)	Remarks
gree	102	Land DD		D ₃ D ₂ D ₁ D ₀	_	├	50			
ation	LDZ data	Load DPH with Zero and DPL with immediate data respectively	1000	13 12 11 10	1	1	DP+ ←0 DP+ ←13121110	Loads zero and immediate data [3]2]1 10 Into DPH and DPL, respectively.		
Manipulation	LHI data	Load DPH with immediate data		13 12 11 10	-	١	DPH ← lalalito	Loads immediate data igizijio into DPH.	ļ	
inter Ons	IND	Increment DPL	1110	1110	1	1	OPL ← (DPL) + 1	Increments DPL content by 1,	ZF	
ē	DED	Decrement DPL	1110	1111	1	<u> </u>	DPL (DPL)-1	Decrements DPL content by 1.	ZF	
Data	TAL	Transfer AC to DPL	1 1 1 1	0111	-	1	DP L ←(AC)	Transfers AC content to DPL.		
٠	TLA	Transfer DPL to AC	1110	1001	-	1	AC ←(DPL)	Transfers DPt content to AC. Exchanges the contents of AC and	ZF	
H	ХАН	Exchange AC with DPH	0010	0011	1	1	(AC) ≒(DPH)	DPH.		
Manipulation Instructions	XAI XAO XAI XA2 XA3	Exchange AC with working register bAt	1110	0 0 0 0 0 1 0 0 1 0 0 0	1 1 1	1	(AC) = (bAO) (AC) = (bA1) (AC) = (bA2) (AC) = (bA3)	Exchanges the contents of AC and a specified working register in register bank b (already selected). Note that bits to and to are used to specify working registers bAO, bA1, bA2 and bA3.		
	XHa XHO XH1	Exchange OPH with working register bHa	1 1 1 1	1000	1	1	(DPH) ≒(bH0) (DPH) ≒(bH1)	Exchanges the contents of DPH and a specified working register in re- gister bank b (already selected). Note that bit a is used to specify working registers bHO and bH1.		
Register	XLa XLO XL1	Exchange DPL with working register ble	1 1 1 1	0 0 0 0 0 1 0 0	1	1	(OPL)≒(bLO) (OPL)≒(bL1)	Exchanges the contents of DPs and a specified working register in register bank b (already selected). Note that bit a is used to specify working registers bLO and bit.		
Working	SRBA	Set Register Bank Address	1 1 1 1	0010	1	1	RBF ← I1IO of SB	Sets the bank value given by the SB instruction in the register bank liag.	,	
	SFB Hag	Set flag bit	0101	83 B2 B1 80	1	1	bFn+1	Sets a specified flag in register bank b (already selected). Note that immediate data 83829180 is used to specify the flags.		
Flag Manipulation Instructions	RFB flag	Reset flag bit	0001	B3 B2 B1 B0		1	bFn←0	Resets a specified flag in register bank b (already selected), Note that immediate data 83828180 is used to specify the flags.	ZF	Flags are divided into 16 group; OF2 to OF2, OF4 to OF7, 3F11, 3F12 to 3F15. Whether 2F is set on the content of the 4-Dit group to which a specified flag belongs.
	JMP addr	Jump in the current bank	0 1 1 0 PyPaPsP4	1 PioPaPa' PaPaPiPo	2	2	PC - PC11 or (inverted PC11) P10P8P8P7P6P5 P4P3P2P1P0	Makes program jump to the address specified by PC11 (or Inverted PC11) and immediate data P10P9P8P7P6P5P4P3 P2P1P0.		If executed immediately after the SANK instruction, the current benk value will be changed (bit PC1) is inverted).
Ę	JPEA	Jump in the current page modified by E and AC	1111	1,010	1	٦	PC7100 -{E.AC}	Replaces lower- order 8 bits of PC with E and AC and then jumps to the address specified by the new PC content.		
Instructions	CZP addr	Call subroutine in the zero page	1011	P3 P2 P1 P0	1	1	STACK ← (PO) + 1 PC 1106, PC 100 ← 0 PC 5102 ← P3 P2 P1 P0	Calls a subroutine in page 0 of bank 0.		
Subroutine	CAL addr	Call subroutine in the zero bank	I O 1 O P2P8P5P4		2	2	STACK-(PC)+2 PC11100+00P10P9P8P7 P6P5P4P2P2P1P0	Calls a subroutine in bank 0.	·	
2	AT	Return from subroutine	0110	0010	1	1	PC (STACK)	Returns to main routine from a sub- routine.		
g may	RTI	Return from interrupt	0010	0010	-	ī	PC ←(STACK) CF ZF ←CSF.ZSF	Returns to main routine from an in- terrupt servicing routine,	ZF CF	
	BANK :	Change bank	1111	1 1 0 1	1	1	PCH ← (PCH) GP(DP)	Specifies new ROM banks or pseudo ports.		
	SB	Set bank	0110	0 1 I _I Io	١		RBF←I₁lo	Specifies working register and flag banks.		
	BAI addr	Branch on AC bit	O 1 1 1 P7P6P5P4	0 0 1110 P3P2P1P0	2	2	PC7100 - P7 P8P5 P4 P3 P2P1P0 II ACT = 1	Makes program branch to a specified address in the same page if a specified AC bit is set to 1. Note that immediate data PTPBFST4P3 P2P, P0 is used to specify addresses and another immediate data tito used to specify AC bits.		The mnemonic will change from BAO to BA3 depending on the value of immediate data titg.
	BNA: add:		0 0 1 1 P>P6P5P4		2	2	PC7100 P1 P6P5P4 P3P2P1P0 II ACL == 0	Makes program branch to a specified address in the same page if a specified AC bit is reset to 0, Note that Immediate data P7PSP5P4P3P2P PD is used to specify addresses and another immediate data tito used to specify the desired bit.		The mnemonic will change from 8NAO to BNAO depending on the value of immediate data tito.
Instructions	BM1 addr	Branch on M bit	O 1 1 1 P7P6P5P4		2	2	PC700 P7P6P5P4 P3P2P1P0 if (M(DP. t itd) = 1	Makes program branch to a specified address in the same page if a specified MOPD bit is set to 1. Note that immediate data PPPPS 24 29 22 19 is used to specify addresses and specify the desired bit.		The mnemonic will change from 8M0 to 8M3 depending on the value of immediate data 1310.
Branch Ins	8NMt addi	Branch on no M bit	0 0 1 1 P2P8P5P4	0 1 t 1 t p P3 P2 P1 P0	2	2	PC7to 0 P1P6P5P4' P3P2P1P0 II (M(DP.t 1t 0')=0	wastes program brainer to a spectified address in the same page it a spect to the program of the spectified and the spectified and the spectified and the specified and the sp		The mnemonic will change from BNMO to BNMO depending on the value of Immediate data \$110.
	BPI addi	Branch on Port bit	O I I 1 Pr P6 P5 P4	1 O tito PaP2P1Po	2	2	$PC_{160} \leftarrow P_7 P_6 P_6 P_6$ $P_3 P_2 P_1 P_0$ $if(P(DP_L t_1 t_0)) = 1$ $or(GP(DP, t_1 t_0)) = 1$	Makes program branch to a specified address in the same page it is specified address in the same page it is specified (IPDP) bit is set to 1. Note that immediate date 719 Ppg 8-92-92-10 pis used to specify saddresses and snother immediate date it to used to specify		The mnomenic will change from BPO to BP3 depending on the value of Immediate data title.
	BNP1 addr	Branch on no Port bit	0 0 1 1 Pr Pa Ps Pa		2	2	PC7100 \leftarrow P7P8P5P4 P3P2P1P0 if(P(DPL_t110)) $=$ 0 or (QP(DP, L1t0)) $=$ 0	Makes program branch to a specified support of the specified port P(DP), or pseudo port immediate deja P)PPPS PPPPS PPPPPPP used to be specified port P(DP), or pseudo port immediate deja P)PPPS PPPPS PPPPPPPPPPPPPPPPPPPPPPPPP		The mnemonic will change from BNPO to BNPO to BNPO depending on the value of Immediate data tyto.

Ction	,	Mnemonic	Operati	on Code	8	8	Occupations	A	Affected STS	Remarks
Tage of the last o				D7 D6 D5 D4 D3 D2 D1 D0		Cyc	Operations	Operating Description	flag(s)	Name
	BC addr	Branch on CF	0 0 1 1 P7P6P5P4	I 1 1 0 P ₃ P ₂ P ₁ P ₀	2	2	PC7100-P7P6P5P4 P3P2P1P0 If CF=1	Makes program branch to a specified address in the same page if CF is set. Note that immediate data PyPg P5P4P3P2P1Pg is used to specify addresses.		
ĺ,	BNC addr	Branch on no CF	0 0 1 1 P7P6P5P4	1 1 1 1 P ₃ P ₂ P ₁ P ₀	2	2	PC7to0←P7P6P5P4 P3P2P1P0 If CF=0	Makes program branch to a specified address in the same page If CF is reset. Note that immediate data P7P6P5P4P3P2P1P0 is used to specify addresses.		
Instructions	BZ addr	Branch on ZF	0 1 1 I P7P6P5P4	1 1 1 0 P ₃ P ₂ P ₁ P ₀		2	PC7:00+P2P6P5P4 P3P2P1P0 If ZF=1	Makes program branch to a specified address in the same page if ZF paget. Note that immediate data PpgsP4P3P2P1PQ is used to specify addresses.		
Branch	BNZ addr	Branch on no ZF	0 0 1 1 P:P6P5P4	1 1 1 0 P3 P7 P1 P0	2	2	PC7100←P7P6P5P4 P3P2P1P0 II ZF=0	Makes program branch to a specified address in the same page II ZF is read. Pyre hote that immediate data Pyre 5-5473/2PiFo is used to specify addresses.		
	BFn addr	Branch on Ilag bli	1 1 0 1 PyP6P5P4	n 3 n 2 n 1 n o P 3 P 2 P 1 P o	2	2	PC7100-P7P6P5P4 P3P2P1P0 If bFn-1	addresses. Makes program branch to a specified didress in the same page if a sopoi-fied lag bit (one of the 18 flag bits) in register bank b (already selected) is set, Note that immediate desired liss bit und enother indesired address, Makes program branch to a specified address in the same page if it specified liss bit (one of the 18 fine selected) is reset. Note that immediate data ranging is upon to specify the desired liss bit and specified address.		The mnemonic changes from BF0 to BF15 according to the values of n.
	BNZ addr	Branch on no llag bit	1 0 0 1 P7P6P5P4	იკოვი იი P3P2P1P0		2	PC7100-P7P6P5P4 P3P2P1P0 If bFn=0	Makes program branch to a specified address in the same page it a specified address in the same page it a specified and the program of the pr		The mnemonic changes from BNF0 to BNF15 according to the values of n.
	IP .	Input port to AC	0000	1100	1	1	AC-(P(DPL)) or (GP(DP))	Inputs data to AC from the port P(DPL) or pseudo port GP (DP).	ZF	
Instructions	OP .	Output AC to port	0 1 1 0	0 0 0 1	1	1	P(DPL) or (AC) GP(DP)	Outputs data to the port P(DPL) or pseudo port GP(DP) from AC.		
Input/output In	SPB bit	Set port bit	0000	0 1 B ₁ B ₀	1	2	P(DPLB1B0) ← 1 or GP(DP, B1B0)	Sets a specified bit of the port P(DP), or pseudo port GP (DP). Note that immediate data B180 is used to specify the desired port bit.		If executed, the content of the E register will be destroyed.
Į,	RPB bit,	Reset port bit	0010	0 1 8,80	-	2	P(DPL,B1B0) ← 0 or GP(DP,B1B0)	Resets a specified bit of the port PIDPL) or pseudo port GP (DP). Note that immediate data B ₁ B _D is used to specify the desired port bit.	ZF	if executed, the content of the E register will be destroyed.
5	SCTL bir	Set control register bit	0 0 1 0 1 0 0	1 1 0 0 B ₃ B ₂ B ₁ B ₀	2	2	CTL, B3B2B1 B0 ←1 or MSTEN←1	Sets a specified bit of the control repister (individual interrupt enable (lag) or the master interrupt enable (lag) or the master interrupt enable (lag), Note that immediate data B_BB_BB_BB_BB is used to specify the desired bit.		* 2
Other Instructions	RCTL bit	Reset control register	0 0 1 0 1 0 0 1	1 1 0 0 B ₃ B ₂ B ₁ B ₀		2	CTL, 83B2B1B0 ← 0 or MSTEN← 0	Resets a specified bit of the control register (individual interrupt emble flag) or the master interrupt enable flag. Note that immediate data 8,868,860 is used to specify the desired bit.	ZF	* 2
ទី	HALT	Halt	1 1 1 1	0110	ı	١	Halt, Hold	Places the chip in the standby mode.		
	POP	No operation	0000	0000	1	1	No operation	The CPU runs Idle for one machine cycle.		

^{*1:} If two or more LI or CLA Instructions are executed continuously, only the first instruction will be executed normally. However, the instructions following the first will be handled as the NOP instructions.

*2: B3B2B1B0 = 0000B to 1000B

On the LC65404A user mask option code specification


Overview

The user mask option data for the LC65404A should be stored to an EPROM as well as program code and then sent to Sanyo.


With the Sanyo cross assembler for the LC65404A, the user is allowed to specify option codes in the conversation mode and the user option data can be set in an EPROM properly with ease.


If the Sanyo cross assembler is not used, the option code should be specified in the following manner (this corresponds to the format of the cross assembler):

EPROM address map





Contents of User option codes








These bits should always be set to '0'.














(Note) Be sure to set the output type of the PF3 port pin to OD if the AC zero cross input mode has been selected with the AC zero cross input option.







Programming Considerations

 The user application programs for the LC65404A should be developed with the following considerations in mind.

Г	Item	Functions	Consideration
	System clock mode	The LC65404A allows the user to select the desired system clock source from the following three by software. ① Main clock 1/1 mode (TCYC = 0.95 µs) ② Main clock 1/2 mode (TCYC = 1.90 µs) ③ Main clock 1/32 mode (TCYC = 30.6 µs) (Note) Main clock = 4.19MHz	The main clock oscillation is always required at the system start-up.
System Clock Function	System clock switching	The desired system clock mode can be selected by writing data to the clock mode flag (CMF: 2 bits) of the system clock control register as shown below: CMF System clock mode 0 Main clock 1/32 mode (at the reset) 1 Main clock 1/1 mode 2 Main clock 1/2 mode 3 Unusable	 When the current system clock mode needs to be changed, the user should confirm that the main clock oscillation has become stabilized or that the MCSTP flag has been set to '0' in the external clock input mode. The current system clock mode will be switched to the desired mode in 64 cycles (64/fMOSC, Max.) after the CMF flag is set properly. If the user wants the LC65404A to enter a standby mode after the system clock switching, the above switching time period should be kept in mind. That is, the user should execute the HALT instruction after the switching time elapses.
	Main clock control (oscillation stop/start)	The main clock oscillation should be started by setting the MCSTP flag of the system clock control register to "0" (at the reset).	 Be sure not to set the MCSTP to '1'. If it is set to '1', the main clock oscillation will stop. As a result, the microcomputer will operate abnormally.
	HALT mode start/release		If the HALT mode needs to be released based on the PB3/START pin level ('H') or the interrupt release signal, the WG2 or WG3 flag must be set prior to the execution of the HALT instruction.
Function		(1) Reset (2) The PB3/START pln is set to 'H' with the WG2 = 1. (3) The interrupt release signal becomes active with the WG3 = 1. (4) Time base overflow	
Standby F	HOLD mode start/release	<start> The HOLD mode will be started if the HALT instruction is executed with the SLPF = 1.</start>	 Execute one NOP instruction before issuing the HALT instruction to place the microcomputer in the HOLD mode. If the HOLD mode needs to be released based on the PB3/START pin level, it should be confirmed that the WG1 flag is
		<pre><release> (1) Reset (2) The PB3/START pin is set to 'H' with the WG1 = 1.</release></pre>	set and the active oscillation clock (either main clock x 1/128) is used as the time base source clock prior to the execution of the HALT instruction.

	Item	Functions	Consideration		
(or the wa	atchdog reset ly in case when a optional tchdog function s been selected)	The watchdog reset function uses the time base timer to allow program upset and watchdog reset.	 The routine must be included in the user application program in order to reset the TBF flag within a certain fixed time (maximum time base timer overflow cycle). In this case, be sure not to overlap the time base interrupt request signal timing with the TBF flag reset timing. The active oscillation clock should be used as the time base clock source. If the time base interrupt request flag (TBF) is set to '1' prior to the HALT mode activation, the HALT mode will be released due to the time base overflow signal and at the same time the watchdog reset signal becomes active. In order to prevent the watchdog reset at the HALT mode release, 1 reset the TBF immediately before executing the HALT instruction or 2 set the time base interrupt enable flag (TBEN) and the HALT release enable flag (WG3: release due to the interrupt) before executing the HALT instruction. 		
	interrupt Enable flag (control register: 5 bits)	 Five flags are provided to control the five interrupt sources on one-to-one basis. To enable a certain interrupt request, its corresponding interrupt enable flag must be set. (For this purpose, the SCTL0 to SCTL7 instructions can be used. Note that multiple flag bits cannot be accessed at the same time.) All the interrupt enable flags are reset at the system reset. 	No flag is reset after interrupt processing terminates. In resetting a certain flag, issue the RCTL instruction to that flag. All the flags are reset at the HOLD mode start. Set the desired flag after the HOLD mode is released.		
Interrupt function	Interrupt request flag	 Five Interrupt request flags are provided to the flve Interrupt sources on an one-to-one basis. These flags are assigned to a pseudo port. To reset the flag bits, data is loaded to the AC (ACcumulator) by the 'BANK + IP' Instructions and then output to the port by the 'BANK + OP' Instructions. Note that any bit cannot be set. The data bit that corresponds to the flag bit to be reset should be set to '0' and the remaining data bits should be set to '1'. This data should be first set in the AC and then output to the interrupt request register by the 'BANK + OP' Instructions. At the reset, all the flags except for the timer 1 interrupt request flag (TM1F) are set to all '0'. The SIOF is reset the moment when the serial data transfer is started. 	No flag is reset after interrupt processing terminates. Every time when a certain interrupt processing is performed, be sure to reset the flag that corresponds to the interrupt source. Note that if the interrupt request flag needs to be reset, it should be confirmed that the master interrupt enable flag, and at the same time the individual interrupt enable flag that corresponds to that interrupt source are both reset or either one is reset. All the flags are reset at the HOLD mode start-up. Be sure not to issue the 'BANK + SPB/RPB' instructions to the interrupt request register.		

Considerations on Program Evaluation

 The application programs for the LC65404A should be evaluated on the evaluation chip (LC65999 or LC65PG20X/40X) with the following considerations in mind,

F %		Func	etion	
ty Pean	Item	Production chip	EVA chip	Consideration
	RAM capacity	RAM capacity of 256 x 4 bits	The desired RAM capacity can be selected by using the RC and RC2 pins.	Set the RC and RC2 pins properly in accordance with the production chip RAM capacity.
Settings	Stack levels	8 levels	The desired stack level can be set by the STC pin.	Set the STC pin properly in accordance with the production chip setting.
Function	Output type of ports C and D	Pch high-voltage withstand input/output	The circuit type of ports C and D can be set to the Pch high-voltage withstand input/output or the Nch medium-voltage withstand input/output by the C/FLSEL pin. Set the C/FLSEL pin proper cordance with the produc circuit type.	
	Oscillation circuit Connect the desired oscillator with pins OSC1 and OSC2.		If the EVA chip board is used for program evaluation, the desired oscillator can be selected by using the jump switch on the board. The simulation chip has the same optional selection as the production chip.	[EVA chip board] Set the jumper switch properly in accordance with the production chip option setting. [simulation chip] Connect the same oscillation as that of the production chip to pins OSC1, OSC2.
	Output level of ports C and D at the reset	4-bit simultaneous select. The output level of all the four bits of the port C or D can be set to the 'H' or 'L' at the same time.	Port C can set to the 'H' or 'L' by the CHL pin while port D by the DHL pin.	Set the CHL and DHL pins properly in accordance with the production chip option setting.
, su	Watchdog reset function	The watchdog reset function based on the time base timer can be selected.	The watchdog function can be activated or inactivated by using the WDC pin.	Set the WDC pin properly in accordance with the production chip option setting.
Optional functions	AC zero cross detection circuit	The AC zero cross detection circuit can be internally added to the PF3/INTO pin.	The AC zero cross detection circuit can be internally activated by the ACZ/INTO pin.	Set the ACZ/INTO pin properly in accordance with the production chip option setting.
Opti	Port output type: PU and OD	The output type of each port pin can be set to the PU or OD (on a single-bit manipulation basis).	No pull-up resistor output can be selected. All the port pins are set to the Nch OD output type.	[EVA chip board] Connect the 10kohm of external resistor to the target port. [Simulation chip] Connect a resistor to the target port of the user application board.
	PU resistor	This resistor is used with the port pin that enters the high impedance state (Hi-Z OFF) at the 'L'-level output.	Since this is a resistor externally added, the impedance level remains unchanged at the 'L' level output.	On the production chip, only the leakage current flows into the Pch Tr. at the 'L' output. However, please note that the current flow continues through the pull-upresistor on the EVA chip.
	Port output type: PD and OD	The output type of each port pin can be set to the OD or PD (on a single-bit manipulation basis).	No pull-down resistor can be selected. All the port pins are set to the Pch OD output type.	[EVA chip board] Connect the 100kohm of external resistor to the target port. [Simulation chip] Connect the external resistor to the target port of the user application board. Note that the user application board should have its own load power supply.

item type	16	Fun	ction	
25	Item	Production Chip	EVA Chip	Consideration
Oscillation	Main clock oscillation constant	[Crystal oscillation] and [Ceramic oscillation] If the guaranteed constant listed in this catalog is used, the standard oscillation frequency is produced.	duction chip in oscillation	[Crystal oscillation] and [Ceramic oscillation] External constants should be fine-adjusted according to the evaluation environment.
	Oscillation frequencies of main clock	The oscillation frequency characteristics are shown in this catalog.	The EVA chip differs from the production chip in circuit design and characteristics.	The detailed evaluation should be performed on the ES and CS.
Characteristics	Operation current and Standby cur- rent	The current characteristics are shown in this catalog.	The EVA chip differs from the production chip in circuit design and characteristics.	The standby current cannot be evaluated in detail. However, the standby function can be confirmed in the manner as shown in the manual. Be sure to check the standby function in that way. The characteristics should be evaluated in detail on the EC and CS.
Electrical Cha	Operating power supply voltage	The operating power supply voltage range is shown in this catalog.	The power supply voltage range is limited to the the range for the EPROM and other LSIs.	The EVA chip should operate in the operating power supply voltage range of VDD=5V ±5%. The operating voltage range of the EPROM and other LSIs should not be exceeded. This means that the functions in the entire operating range of the production chip cannot be evaluated.
	Operating ambient temperature	The operating ambient temperature is shown in this catalog.	Guaranteed temperature range: 10 °C to 40 °C	The operating temperature range of the EVA chip and the simulation chip should be from 10 °C to 40 °C.
Function	ROM capacity	The LC65404A has the 4Kbyte ROM. This means that the JMP and BANK + JMP instructions allow program to jump to the entire ROM area. Note that the SB + JMP instructions cannot be used.	Up to 8Kbytes of ROM can be externally added to the chip. The SB + JMP, BANK + JMP and JMP instructions allow program to jump to the entire ROM area.	It should be confirmed that the application program size is less than 4K bytes.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.