		CMOS LSI
	No. 2076D	LC6520C,6522C, LC6520H,6522H
SANYO		Single-Chip 4-Bit Microcomputers for Medium/Large-Scale Control-Oriented Applications

The LC6520C/H are single-chip 4-bit microcomputers that contain a 4K-byte ROM, 1K-bit RAM, have 42 pins, and are fabricated using CMOS process technology. Besides 8 input/output common ports of 32 pins and an input port of 4 pins, the LC6520C/H have specific ports that are used to provide the interrupt function, 4-bit/8-bit serial input/output function, and burst pulse output function. All output ports are of the open drain type with a withstand voltage of 15 V and a drive current of 20 mA and have the option of containing a pull-up resistance bitwise.

The LC6520C/H are the same as our LC6500 series in the basic architecture of the CPU and the instruction set, but are made more powerful in the stack level and the cycle time.

The LC6522C/H are the same as the LC6520C/H, except that they contain a 2k-byte ROM, 512-bit RAM.

Features

- Instruction set with 80 instructions (Common to the LC6500 series)
- ROM/RAM
 - : 4096 bytes/1024 bits (LC6520C/H)
 - : 2048 bytes/512 bits (LC6522C/H)
- Instruction cycle time: $6 \mu s$ (C version, $V_{DD} = 3 \text{ to } 5.5 \text{V}$)
 - 2.77 μ s (C version, V_{DD} = 4 to 5.5V)
 - 9.92 μ s (H version, V_{DD} = 4.5 to 5.5V)
- Serial input/output interface x 1 (4 bits/8 bits program-selectable)

I/O ports

 I/O ports
 Input port:
 4 pins
 Input/output common ports:
 32 pins
 Input • input/output withstand voltage:
 15 V max (all input • input/output ports)
 Output current:
 20 mA max (all output ports)
 Pull-up resistance:
 May be contained bitwise by option. (All output ports)
 Output level during reset:
 For ports C, D, output (H or L) during reset may be specified portwise by option.



Package Dimensions 3025B-D42SIC



SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

- Interrupt function Timer interrupt: 1

 INT pip or parial 1/0
 - INT pin or serial I/O interrupt: 1
 - Stack level: 8 levels (common with interrupt)
- Timer: 4-bit prescaler + 8-bit programmable timer
- Burst pulse (64 x cycle time, duty 50%) output function
- Oscillator option Circuit mode: Ceramic mode, RC mode, external clock mode (200 kHz to 4.2 MHz)
 - (Xtal OSC constants are being checked.)
 - Predivider option: 1/1, 1/3, 1/4
- Standby function: Standby function provided by the HALT instruction
- Supply Voltage: 3 to 5.5 V (C version)
 - 4.5 to 5.5 V (H version)
- Package: DIP42 shrink type, QIP48



QIP48

.

Pin Description

Pin Name	Pins	1/0	Functions	Options	During Reset
V _{DD} Vss	1 1		Power supply		
OSC1	1	Input	 Pin for externally connecting R, C or a ceramic resonator for system clock generation 	 External clock input 2-pin RC OSC 2-pin ceramic 	
OSC2	1	Output	 For the external clock mode, the OSC2 pin is open. 	resonator OSC (4) Predivider option 1. No. predivider 2. 1/3 predivider 3. 1/4 predivider	
PA0 PA1 PA2 PA3	4	Input/output	 Input/output common port A0 to 3. 4-bit input (IP instruction) 4-bit output (OP instruction) Single-bit decision (BP, BNP instructions) Single-bit set/reset (SPB, RPB instructions) Standby is controlled by the PA3 (or PA0 to 3). The PA3 (or PA0 to 3) pin must be free from chattering during the HALT instruction cycle. 	 Open drain type output With pull-up resistance (1), (2): Specified bit by bit. 	• "H" output (Output Nch transistor OFF)
РВ0 РВ1 РВ2 РВ3	4	Input	 Input Port B0 to 3 4-bit input (IP instruction) Single-bit decision (BP, BNP instructions) 		
PC0 PC1 PC2 PC3	4	Input/output	 Input/output common port C0 to 3. The functions are the same as for the PA0 to 3. (Note) Output ("H" or "L") during reset may be specified by option. (Note) No standby control function is provided. 	 (1) Open drain type output (2) With pull-up resistance (3) Output during reset: "H" (4) Output during reset: "L" (1), (2): Specified bit by bit. (3), (4): Specified in a group of 4 bits. 	 "H" output "L" output (Option- selectable)
PD0 PD1 PD2 PD3	4	Input/output	 Input/output common port D₀ to 3 The functions, options are the same as for the PC₀ to 3. 	Same as for the PC0 to 3.	Same as for the PC ₀ to 3.
PEO PE1 PE2 PE3	4	Input/output	 Input/output common port EQ to 3 Input/output (IP instruction) bit input (IP instruction) Single-bit decision (BP, BNP instructions) Single-bit set/reset (SPB, RPB instructions) PEQ: With burst pulse (64T_{CYC}) output function 	 (1) Open drain type output (2) With pull-up resistance (1), (2): Specified bit by bit. 	• "H" output (Output Nch transistor OFF)

Continued from preceding page.

Pin Name	Pins	1/0	Functions	Options	During Reset
PF0/SI PF1/SO PF2/ <u>SCK</u> PF3/INT	4	Input/output	 Input/output port F0 to 3 The functions, options are the same as for the PE0 to 3. However, no burst pulse output function is provided. PF0 to 3: Also used for serial interface, INT input. Program- selectable. 4 bits/8 bits of serial input/output: Program-selectable Serial input port SO: Serial output port SCK: Serial clock input/output INT: Interrupt request input 	Same as for the PE ₀ to 3.	Same as for the PEQ to 3. Serial port: Disable Interrupt source: INT
PG0 PG1 PG2 PG3	4	Input/output	 Input/output common port G₀ to 3 The functions, options are the same as for the PE₀ to 3. However, no burst pulse output function is provided. 	Same as for the PEO to 3.	Same as for the PE ₀ to 3.
Pł <u>0</u> Pl1 Pl2 Pl3	4	Input/output	 Input/output common port 10 to 3 The functions, options are the same as for the PG0 to 3. 	Same as for the PG ₀ to 3.	Same as for the PGO to 3.
PJ0 PJ1 PJ2 PJ3	4	Input/output	 Input/output common port J0 to 3 The functions, options are the same as for the PG0 to 3. 	Same as for the PGO to 3.	Same as for the PG ₀ to 3.
RES	1	Input	 System reset input For power-up reset, C is connected externally. For reset start, "L" level is applied for 4 clock cycles or more. 		
TEST	1	Input	 LSI test pin Normally connected to VSS 		

۰.

System Block Diagram

STS:

Status register



RAM: F: WR: AC: ALU: DP: E: CTL:	Data memory Flag Working register Accumulator Arithmetic and logic unit Data pointer E register Control register	ROM: PC: INT: IR: I.DEC: CF, CSF: ZF, ZSF: EXTF:	Program memory Program counter Interrupt control Instruction register Instruction decoder Carry flag, carry save flag Zero flag, zero save flag External interrupt request flag
CTL:			•••
OSC:	Oscillator	TMF:	Internal interrupt request flag
TM:	Timer		

Oscillator Circuit Option

.

Option Name	Circuit	Conditions, etc.
1. External Clock		Input: Schmitt type
2. 2-pin RC OSC	Cext OSC1	• Input: Schmitt type
3. Ceramic Resonator OSC	C1 OSC1 Caramic resonator C2 R	

• Predivider Option

Option Name	Circuit	Conditions, etc.
1. No predivider	OSC circuit generator	 Applicable to all of 3 OSC options. The OSC frequency, external clock do not exceed 1444 kHz. (LC6520C, LC6522C) The OSC frequency, external clock do not exceed 4330 kHz. (LC6520H, LC6522H) Refer to Table of OSC, Predivider Option (Table 2).
2. 1/3 predivider	C	 Applicable to only 2 options of external clock, ceramic resonator OSC. The OSC frequency, external clock do not exceed 4330 kHz. Refer to Table of OSC, Predivider Option (Table-2).
3. 1/4 predivider	fosc 1/4	 Applicable to only 2 options of external clock, ceramic resonator OSC. The OSC frequency, external clock do not exceed 4330 kHz. Refer to table of OSC, Predivider Option (Table 2).

. .

Options of Ports C, D Output Level during Reset

For input/output common ports C, D, either of the following two output levels may be selected in a group of 4 bits during reset by option.

Option Name	Conditions, etc.
1. Output during reset: "H" level	All of 4 bits of ports C, D
2. Output during reset: "L" level	All of 4 bits of ports C, D

Options of Port Output Configuration

For each input/output-common port, either of the following two output configurations may be selected by option (bitwise).

Option Name	Circuit	Conditions, etc.
1. Open drain type output		
2. Output with pull-up resistance		

Development Support

The following are available to support the LC6520, LC6522 program development.

- User's Manual
 "LC6554 Series User's Manual" No. E21B. (Issued in December, 1987)
- (2) Development Tool Manual For the EVA-410 system, refer to the description of Development Support Tools in "LC6554 Series User's Manual". For the EVA-800 system, refer to "EVA-800-LC6554 Series Development Tool Manual".

(3) Development Tools

- 1) For program development (EVA-410 system)
 - i. MS-DOS host computer system (Note 1)
 - ii. MS-DOS base cross assembler (LC65S,EXE)
 - iii. Evaluation kit (EVA-410C or EVA-420)
 - iv. Evaluation kit target board (EVA-TB6520/22/54/43/46), evaluation chip (LC6595)
- 2) For program evaluation
 - i. Piggyback (LC65PG20/22), with socket for conversion of number of piggyback pins

Note. For notes on program evaluation, do not fail to refer to "5-3-1. Notes on when evaluating programs for the LC6520/22" in "LC6554 Series User's Manual".

Appearance of Application Development Tools

EVA-410 System





3) For program development (EVA-800 system)

- i. IBM PC/XT, IBM PC-AT (Note 1) compatible Sanyo MS-DOS machine
- ii. Cross assemblerMS-DOS base cross assembler: (LC65S.EXE)
- iii. Host control program: (EVA800.EXE)
- iv. Evaluation chip: LC6595
- v. Emulator : EVA-800 or EVA-850 control board and evaluation chip board (Note 2)

Appearance of Development Support System

EVA-800 System



(Note 1) IBM PC/XT, IBM PC-AT: Products of IBM Corporation

MS-DOS: Trademark of Microsoft Corporation

(Note 2) The EVA-800 is a general term for emulator. A suffix (A, B ...) is added at the end of EVA-800 as the EVA-800 is improved to be a newer version. Do not use the EVA-800 with no suffix added.

1

Main Specifications of the LC6520C, 6522C

Absolute Maximum Ratings/Ta	= 25°C, V _{SS}	s = 0V		unit	
Maximum Supply Voltage	V _{DD} max		-0.3 to +7.0	V	
Output Voltage	vo	OSC2 Allowable up to volta	age generated	V	
Input Voltage	V _I (1)		to VDD+0.3	V	
· · · ·	Vi (2)		to VDD+0.3	V	
	Vi (3)	PB0 to 3	-0.3 to +15	V	
Input/Output Voltage	Vio (1)	Port of OD type	-0.3 to +15	V	
	Vio (2)	Port of PU type0.3	to V _{DD} +0.3	V	
Peak Output Current	IOP	Input/output port	-2 to +20	mA	
Average Output Current	IOA	Input/output port:	-2 to +20	mA	
		Per pin over the period of 100 msec.			
	ΣI _{OA} (1)	Total current of PA0 to 3, PC0 to 3,	30 to +140	mA	
		PD0 to 3 and PE0 to 3 (Note 2)			
	ΣI _{OA} (2)	Total current of PF0 to 3, PG0 to 3,	-30 to +140	mA	
		PIO to 3 and PJO to 3,(Note 2)			
Allowable Power Dissipation	Pd max (1)	DIP package, $T_a = -30$ to $+70^{\circ}$ C	600	mW	
	Pd max (2)	QIP package, $T_a = -30$ to $+70^{\circ}C$	400		
Operating Temperature	Topr		-30 to +70	°C	
Storage Temperature	Tstg		-55 to +125	°C	
	•	^			
Allowable Operating Conditions		o +70°C, V _{SS} = 0V, V _{DD} = 3.0 to 5.5		typ max	unit
Operating Supply Voltage	VDD	VDD	3.0	5.5	V
Standby Supply Voltage	V _{st}	V _{DD} : RAM, resister hold (Note 3)	1.8	5.5	V
"H"-Level Input Voltage	V _{IH} (1)	Port of OD type, PB0 to 3: Output Nch Tr OFF	0.7V _{DD}	+13.5	V
	VIH (2)	Port of PU type: Output Nch Tr OFF		VDD	V
	VIH (3)	SCK, SI, INT of OD type:	0.8V _{DD}	+13.5	V
		Output Nch Tr OFF			
	VIH (4)	SCK, SI, INT of PU type:	0.8V _{DD}	VDD	V
		Output Nch Tr OFF			
	VIH (5)	RES	0.8VDD	VDD	V
	VIH (6)	OSC1: External clock mode	0.8V _{DD}	VDD	V
				deren manner	
III II Lavel Institut Malana	V. (1)		min Voo	typ max	unit V
"L"-Level Input Voltage	V _{IL} (1)	PORT: $V_{DD} = 4$ to 5.5V,	VSS	0.3V _{DD}	v
	V (2)	Output Nch Tr OFF	Vaa	0.251/00	v
	V _{IL} (2)	PORT: Output Nch Tr OFF	VSS	0.25V _{DD} 0.25V _{DD}	v
	V _{IL} (3)	$\overline{\text{INT}}$, $\overline{\text{SCK}}$, SI: V_{DD} = 4 to 5.5V	VSS	0.254 DD	v
	V. (A)	Output Nch Tr OFF INT, SCK, SI: Output Nch Tr OFF	Vee	0.2V _{DD}	v
	V _{1L} (4)	,	VSS	0.25VDD	v
	V _{1L} (5)	OSC1: V _{DD} = 4 to 5.5V, External clock mode	Vss		•
	V†L (6)	OSC1: External clock mode	Vss	0.2V _{DD}	V
	V _{1L} (7)	TEST: $V_{DD} = 4$ to 5.5V	Vss	0.3VDD	V
	V _{IL} (8)	TEST	Vss	0.25V _{DD}	V
	V _{1L} (9)	$\overline{\text{RES}}$: V _{DD} = 4 to 5.5V	Vss	0.25V _{DD}	V
	V _{IL} (10)	RES	VSS	0.2VDD	V
Operating Frequency	fop			See Table 2.	
(Cycle Time)	(T _{cyc})	(V _{DD} = 4.0 to 5.5V)	(2.77)	(20)	(μs)
			(6.0)	(20)	(µs)

Continued from preceding page						
External Clock Conditions (Wh	en the extern	al clock or 2-pin RC OSC option is sel	lected) min	tvp	max	unit
Frequency	f _{ext}	OSC1: Fig. 1		See Tabl		unic
Pulse Width	text	OSC1: V _{DD} = 4 to 5.5V, Fig. 1	90	000 1001	- m.	ns
	LtextL	OSC1: Fig. 1	180			ns
Rise/Fall Time	^t extR,	OSC1: $V_{DD} = 4$ to 5.5V, Fig. 1	100		30	ns
	textF	OSC1: Fig. 1			100	ns
	Crextr	0001119.1			100	113
	· · · · · ·					
Oscillation Guaranteed Cons	_	OSC1, OSC2: $V_{DD} = 4$ to 5.5V, Fig.	2	220±5%		рF
2-Pin RC Oscillation	C _{ext}	OSC1, OSC2: VDD = 4 to 5.5V, Fig.		6,8±1%		kΩ
	R _{ext}	OSC1, OSC2: VDD - 4 10 0.00, 1 1g.	-	270±5%		рF
	C _{ext}			15±1%		kΩ
	R _{ext}	OSC1, OSC2: Fig. 2		See Tabl	e 1.	
Ceramic Resonator Oscillati	on	Fig. 3		000 1001		
Electrical Characteristics/Ta =	—30 to +70°0	C, V _{SS} = 0V, V _{DD} = 3.0 to 5.5V	min	typ	max	unit
"H"-Level Input Current	ЧН (1)	Port of open drain type, PB0 to 3:			+5.0	μA
	-111	Output Nch Tr OFF, Including OFF				
		leakage current of Nch Tr,				
		$V_{1N} = +13.5V$				
	Iн (2)	OSC1: External clock mode, $V_{IN} = V$			+1.0	μA
"L"-Level Input Current	ці (1)	Port of open drain type, PB0 to 3:	-1.0			μA
E -Eaver input Ganant	11. 11	Output Nch Tr OFF, $V_{IN} = V_{SS}$				
	l₁L (2)	Port with pull-up resistance:	-1.3	-0.35		mA
	11 (2)	Output Nch Tr OFF, VIN = VSS	1.0	0.00		1,1,2,4
	կլ (3)	$\frac{\text{Output Neil III of III, VIN = VSS}}{\text{RES: VIN = VSS}}$	-45	10		μA
	п <u>с</u> (3) Г <u>Г</u> (4)	OSC1: External clock mode,	-1.0			μA
	YL (4)	VIN = VSS	1.0			M
"H"-Level Output Voltage	Vou (1)	Port with pull-up resistance:	V _{DD} -1.2			v
H -Level Output Voltage	VOH (1)	$V_{DD} = 4 \text{ to } 5.5 \text{V}$, $I_{OH} = -50 \mu\text{A}$	× DD=1.2			·
	Voн (2)	Port with pull-up resistance:	V _{DD} -0.5			v
	VUH (2)	$I_{OH} = -10 \mu\text{A}$	• DD - 0.0			•
"L"-Level Output Voltage	Vol (1)	Port: $V_{DD} = 4$ to 5.5V, $I_{OL} = 10$ m/	Δ		1.5	v
L -Level Output Voltage	VOL (1) VOL (2)	Port: $IOL = 1 \text{ mA}$, When IOL of			0.5	v
	VOL (2/	each port is 1 mA or less.			0.0	•
Hysteresis Voltage	Vii -	RES, INT, SCK, SI,		0.1V _{DD}		v
Trysteresis vortage	V _{Hys}	OSC1 of Schmitt type (Note 6)		0.1100		•
Current Dissipation		Operation mode, Output Nch Tr OFI	F, Port = V[DD		
2-Pin RC Oscillation	1DDOP (1)	VDD: VDD = 4 to 5.5V, Fig. 2		2	5	mΑ
		f _{osc} = 750 kHz typ				
		V _{DD} : Fig. 2 f _{osc} = 350 kHz typ		1.5	4.5	mΑ
Ceramic Resonator	IDDOP (3)	VDD: Fig. 3 VDD = 4 to 5.5V, 4MH	z,	5	10	mA
Oscillation		1/3 predivider				
	DDOP (4)	V_{DD} : Fig. 3 V_{DD} = 4 to 5.5V, 4MH	z,	5	10	mΑ
		1/4 predivider				
		V _{DD} : Fig. 3 400kHz		1.5	4	mA
		V _{DD} : V _{DD} = 4 to 5.5V, Fig. 3 800	кНz	2	5	mA
External Clock	IDDOP (7)	V _{DD} : 200 kHz to 667 kHz,		2	5	mΑ
		1/1 predivider				
		600 kHz to 2000 kHz, 1/3 predivide	r			
		800 kHz to 2667 kHz, 1/4 predivide	r			
	IDDOP (8)	V_{DD} : $V_{DD} = 4$ to 5.5V,		3	10	mΑ
		200 kHz to 1444 kHz, 1/1 predivide	r			
		600 kHz to 4330 kHz, 1/3 predivide				
		800 kHz to 4330 kHz, 1/4 predivide	r			
Standby Mode	1DDSt	VDD: VDD = 5.5V (Output Nch Tr	OFF,	0.05	10	μA
-		V_{DD} : $V_{DD} = 3V$ Port = V_{DD}		0.025	5	μA

Continued on next page.

LC6520C,6520H,6522C,6522H

Continued from preceding page. Oscillation Characteristics			min	typ	max	unit
Ceramic Resonator Oscillatio	n			16		
Oscillation Frequency	fCFOSC (Note 4)	OSC1, OSC2: Fig. 3 $f_0 = 400 \text{ kHz}$ OSC1, OSC2: VDD = 4 to 5.5V,	392 784	400 800	408 816	kHz kHz
		Fig. 3 $f_0 = 800 \text{ kHz}$ OSC1, OSC2: V _{DD} = 4 to 5.5V, Fig. 3 $f_0 = 3 \text{ MHz}$, 1/3 predivider,	2940	3000	3060	kHz
		1/4 predivider OSC1, OSC2: V_{DD} = 4 to 5.5V, Fig. 3 f _o = 4 MHz, 1/3 predivider,	3920	4000	4080	kHz
		1/4 predivider				
Oscillation Stabilizing Period	^t CFS	Fig. 4 $f_0 = 400 \text{ kHz}$ VDD = 4 to 5.5V, Fig. 4 $f_0 = 4 \text{ MHz}$, 3 MHz, 800 kHz			10 10	ms ms
2-Pin RC Oscillation		-				
Oscillation Frequency		OSC1, OSC2: V_{DD} = 4 to 5.5V, Fig. 2 C _{ext} = 220 pF±5%, R _{ext} = 6.8 kΩ±1%		750	1156	kHz
	fMOSC (2)	OSC1, OSC2: Fig. 2, $C_{ext} = 270 \text{ pF}\pm 5\%$, $R_{ext} = 15 \text{ k}\Omega\pm 1\%$	222	350	609	kHz
Pull-up Resistance						
I/O Port Pull-up Resistance External Reset Characteristics	R _{pp}	Port of PU type: V _{DD} = 5V		14		kΩ
"H"-Level Threshold	VtH		0.5V _{DD}		DDV8.	V.
"L"-Level Threshold	V _{tL}		0.2V _{DD}).5VDD	V
Reset Time Pin Capacitance	T _{RST} CP	f = 1 MHz, Other than pins to be		See Fig 10	y. U.	рF
		tested, VIN = VSS				P 1
Serial Clock						
Input Clock Cycle Time	tCKCY (1)	SCK: V _{DD} = 4 to 5.5V, Fig. 6	3.0			μs
Output Clock Öycle Time	tox (2)	SCK SCK (T _{CYC} = 4 x System clock	12.0	х Тсүс		μs μs
		period), Fig. 6	04	^ / UYU		μ.,
Input Clock	tCKL (1)		1.0			μs
L"L"-Level Pulse Width		SCK	4.0			μs
Output Clock ("L"-Level Pulse Width	tCKL (2)	SCK, Fig. 6		× TCYC		μs
Input Clock (''H''-Level Pulse Width	^т СКН (1)	<u>SCK</u> : V _{DD} = 4 to 5.5V, Fig. 6 SCK	1.0 4.0			μs μs
Output Clock	^t CKH (2)	SCK: Fig. 6		х тсус		μs μs
"H"-Level Pulse Width Serial Input		J , _		010		1.
Data Setup Time	tICK	SI: Specified for ↑ of SCK, Fig. 6	0.5			μs
Data Hold Time	^t CKI	SI: Specified for \uparrow of SCK, Fig. 6	0,5			μs
Serial Output					0.5	
Output Delay Time	^t CKO	SO: V _{DD} = 4 to 5.5V, Specified for ↓ of SCK, Nch OD only: External 1 kohm,			0.5	μs
		external 50 pF, Fig. 6				
Pulse Output		SO			2.0	μs
Period	^t PCY	PE0: T _{CYC} = 4 x System clock period Nch OD only: External 1 kohm,	, 64	х тсус	:	μs
"H"-Level Pulse Width	tou	external 50 pF, Fig. 7 PE0:	3 0 √ .	TCYC±1	∩%	110
"L"-Level Pulse Width	^ቲ ዎዘ ^ቲ ዎL	PEO:		rcyc÷n Tcyc∓1i		μs μs
		lating conditions in Fig. 3, up to the oscillatio			· -	
is allowable. Note 2: Average over the period of 1						

Note 2: Average over the period of 100 msec.

Note 3: Operating supply voltage VDD must be held until the standby mode is entered after the execution of the HALT instruction.

The PA3 (or PA0 to 3) pin must be free from chattering during the HALT instruction execution cycle.

Note 4: fCFOSC represents an oscillatable frequency. There is a tolerance of approximately 1% between the center frequency at the ceramic mode and the nominal value presented by the ceramic resonator supplier. For details, refer to the specification for the ceramic resonator.

Note 5: When mounting the QIP version on the board, do not dip it in solder.

Note 6: The OSC1 becomes the Schmitt type when the OSC option is the 2-pin RC OSC or external clock OSC.



Fig. 1 External Clock Input Waveform



Fig. 2 2-Pin RC Oscillation Circuit



Fig. 3 Ceramic Resonator Oscillation Circuit



Fig. 4 Oscillation Stabilizing Period



Fig. 5 Reset Circuit

Note 7: When the rise time of the power supply is 0, the reset time becomes 10 ms to 100 ms at $C_{RES} = 0.1 \,\mu$ F. If the rise time of the power supply is long, the value of C_{RES} must be increased so that the reset time becomes 10 ms or greater.

4MHz (Murata)	C1	33pf ± 10%
CSA4,00MG	٢2	33pf±10%
	R	0Ω
4MHz (Kyocera)	C 1	33pf±10%
KBR4,0MS	C2	33p7±10%
	R	ΟΩ
3MHz (Murata)	C1	33pf±10%
CSA3.00MG	٢2	33pf±10%
	R	0Ω
3MHz (Kyocera)	¢1	47pf±10%
KBR3.0MS	C2	47pf±10%
	R	0Ω

800kHz (Murata) CSB800D CSB800K	с 1	220pf±10%
	C2	220pf±10%
CSB800K	R	ΟΩ
800kHz (Kyocera)	C 1	150pf±10%
KBR800H	C 2	150pf±10%
	R	ΟΩ
400kHz (Murata)	c 1	470pf±10%
CSB400P	c2	470pf±10%
	R	OΩ
400kHz (Kyocera)	c 1	330pf±10%
KBR400B	c2_	330pf±10%
	R	OΩ

Table 1 Constants Guaranteed for Ceramic Resonator Oscillation



Fig. 6 Serial Input/Output Timing



Fig. 7 Pulse Output Timing at Port PE0

Circuit Configuration	Frequency	Predivider Option (Cycle Time)	V _{DD}	Remarks			
Ceramic Resonator Option	400 kHz	1/1 (10 μs)	3 to 5.5V	Unusable with 1/3, 1/4 predivider			
,		1/1 (5 μs)	4 to 5.5V				
	800 kHz	1/3 (15 μs)	4 to 5.5V				
		1/4 (20 μs)	4 to 5.5∨				
	0.111	1/3 (4 μs)	4 to 5.5∨	Unusable with 1/1			
	3 MHz	1/4 (5.33 μs)	4 to 5.5∨	predivider			
	4 MHz	1/3 (3 μs)	4 to 5.5V	Unusable with 1/1			
		1/4 (4 μs)	4 to 5.5V	predivider			
	200 to 667 kHz	1/1 (20 to 6 μ _s)	3 to 5.5V				
External Clock Option	600 to 2000 kHz	1/3 (20 to 6 µs)	3 to 5.5V				
or External Clock	800 to 2667 kHz	1/4 (20 to 6 μs)	3 to 5.5V				
Drive by RC OSC	200 to 1444 kHz	1/1 (20 to 2.77 μs)	4 to 5.5V				
Option	600 to 4330 kHz	1/3 (20 to 2.77 μs)	4 to 5.5V				
	800 to 4330 kHz	1/4 (20 to 3.70 µs)	4 to 5.5V				
External Clock Drive by ceramic resonator OSC Option	The external clock drive is impossible. When using the external clock drive, specify the external clock option or RC OSC option.						
RC OSC Option	Used with 1/1 predivider, recommended constants ($V_{DD} = 4$ to 5.5V, $V_{DD} = 3$ to 5.5V). If used with other than recommended constants, the predivider option, frequency, V_{DD} range must be the same as for the external clock option.						

Table 2 Table of Oscillation, Predivider Option (All selectable combinations are shown. Do not use any other combinations than shown above.)

RC Oscillation Characteristic of the LC6520C, 6522C

Fig. 8 shows the RC oscillation characteristic of the LC6520C, 6522C. For the variation range of RC OSC frequency of the LC6520C, 6522C, the following are guaranteed at the external constants only shown below.

1) $V_{DD} = 3.0V$ to 5.5V, $T_a = -30^{\circ}C$ to $+70^{\circ}C$ External constants $222 \text{ kHz} \leq f_{mosc} \leq 609 \text{ kHz}$ 2) $V_{DD} = 4.0V$ to 5.5V, $T_a = -30^{\circ}$ C to +70°C External constants Cext = 220 pF, Rext = 6.8 kohms 515 kHz $\leq f_{mosc} \leq 1156$ kHz

If any other constants than specified above are used, the range of Rext = 4 kohms to 23 kohms, Cext = 150 pF to 400 pF must be observed. (See Fig. 8.)

Note 8: The oscillation frequency at $V_{DD} = 5.0V$, $T_a = 25^{\circ}C$ must be in the range of 350 kHz to 750 kHz. Note 9: The oscillation frequency at $V_{DD} = 4.0V$ to 5.5V, $T_a = -30^{\circ}C$ to $+70^{\circ}C$ and $V_{DD} = 3.0V$ to 5.5V, $T_a = -30^{\circ}C$ to +70°C must be within the operation clock frequency range. (See Table 2.)

LC6520C,6520H,6522C,6522H



Fig. 8 RC Oscillation Frequency Data (Typ.)

Main Specifications of the LC6520H, 6522H

Absolute Maximum Ratings/Ta	= 25°C, V _{SS}	s = 0V		unit	
Maximum Supply Voltage	VDD max		-0.3 to +7.0	v	
Output Voltage	V _o	OSC2 Allowable up to volta	age generated	V	
Input Voltage	V ₁ (1)	OSC1 (Note 1) -0.3	to VDD+0.3	v	
	V ₁ (2)		to VDD+0.3	v	
	V ₁ (3)	PB ₀ to 3	-0.3 to +15	V	
Input/Output Voltage	Vio (1)	Port of OD type	-0.3 to +15	V	
mpad output o	Vio (2)		to VDD+0.3	v	
Peak Output Current	IOP	Input/output port	-2 to +20	mA	
Average Output Current		Input/output port: Per pin over	-2 to +20	mA	
, weinge overpart to	0M	the period of 100 msec.			
	ΣIOA (1)	Total current of PAO to 3, PCO to 3,	30 to +140	mA	
	_,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	PD ₀ to 3, and PE ₀ to 3 (Note 2)			
	ΣIOA (2)	Total current of PF0 to 3, PG0 to 3,	$-30 \text{ to } \pm 140$	mA	
	=:0/:(2)	and PIO to 3, PJO to 3 (Note 2)	00.00		
Atlowable Power Dissination	Palmax (1)	DIP package, $T_a = -30$ to $+70^{\circ}$ C	600	mW	
Allowable i ower Bissipution		QIP package, $T_a = -30$ to $+70^{\circ}$ C	400	mW	
Operating Frequency	T _{opg}		-30 to +70	°C	
Storage Temperature	T _{stq}		-55 to +125	°Č	
Storage Pumperature	·sig		0010 120	Ũ	
Allowable Operating Conditions	$T_{2} = -30 t_{0}$	o +70°C, V _{SS} = 0V, V _{DD} = 4.5 to 5.5∖	/ min	typ max	unit
Operating Supply Voltage	V _{DD}	V _{DD}	4,5	5.5	V
Standby Supply Voltage	V _{st}	V _{DD} : RAM, resister hold (Note 3)	1.8	5.5	v
"H"-Level Input Voltage	V _{IH} (1)		0.7V _{DD}	+13.5	v
11 -Eevel input toninge		Output Nch Tr OFF			•
	VIH (2)	Port of PU type: Output Nch Tr OFF	0.7V _{DD}	VDD	V
	VIH (3)	SCK, SI, INT: Output Nch Tr OFF	0.8V _{DD}	+13.5	v
	VIH (4)	SCK, SI, INT: Output Nch Tr OFF	0.8V _{DD}	VDD	V
	VIH (5)	RES	0.8V _{DD}	VDD	V
	V _{1H} (6)	OSC1: External clock mode	0.8V _{DD}	VDD	v
"L"-Level Input Voltage	V _{IL} (1)	Port: Output Nch Tr OFF	VSS	0.3V _{DD}	v
	VIL (2)	INT, SCK, SI: Output Nch Tr OFF	VSS	0.25VDD	v
	VIL (3)	OSC1: External clock mode	VSS	0.25VDD	v
	VIL (4)	TEST	VSS	0.3V _{DD}	v
	V _{IL} (5)	RES	VSS	0.25VDD	v
Operating Frequency	fop			able 2.	•
(Cycle Time)	(T _{cyc})		(0.92)	(20)	(µs)
	() CyC/		(0.02)	(=+)	(1)
External Clock Conditions (Whe	en the extern	al clock option is selected)			
Frequency	f _{ext}	OSC1: Fig. 1	See Ta	able 2.	
Pulse Width	(textH,	OSC1: Fig. 1	90	-	ns
	textL				
Rise/Fall Time	(^t extR,	OSC1: Fig. 1		30	ns
	textF	U .		-•	
	· · · · · · · · · · · · · · · · · · ·				
Oscillation Guaranteed Constant	5		See Ta	bia 1	
Ceramic Resonator Oscillatio	···	Fig. 2	266 18		

No. 2076-16/29

,

Electrical Characteristics/T _a = -	-30 to +70°C	C, V _{SS} = 0V, V _{DD} = 4.5 to 5.5V	min	typ	max	unit
"H"-Level Input Current	I _{IH} (1)	Port of open drain type,			+5.0	μA
		PB0 to 3: Output Nch Tr OFF,				
		Including Nch Tr OFF leakage curren	nt,			
	1	$V_{\rm IN} = 13.5V$	1		110	
"L"-Level Input Current	կը (2) կը (1)	OSC1: External clock mode, V _{IN} = ' Port of open drain type, PB0 to 3:	∨DD —1.0		+1.0	μΑ μΑ
L -Lever input current	112 (17	Output Nch Tr OFF, $V_{IN} = V_{SS}$				μΛ
	lլլ (2)	Port with pull-up resistance:	-1.3	-0.35		mA
	12,-7	Output Nch Tr OFF, VIN = VSS				
	Ч <u></u> L (3)	$\overline{\text{RES}}$: VIN = VSS	-45	-10		μA
	li (4)	OSC1: External clock mode,	-1.0			μA
		VIN = VSS				
"H"-Level Output Voltage	Vон (1)	Port with pull-up resistance:	V _{DD} -1.2			V
		$I_{OH} = -50 \mu A$				
	VOH (2)	Port with pull-up resistance:	V _{DD} -0.5			V
"L"-Level Output Voltage	Vol (1)	IOH =10 μA Port: IOL = 10 mA			1.5	v
L -Level Output Voltage	VOL (1) VOL (2)	Port: IOL = 1 mA, When IOL of each	h		0.5	v
	•OL (27	port is 1 mA or less.			0.0	•
Hysteresis Voltage	V _{Hys}	RES, INT, SCK, SI,		0.1V _{DD}		v
· -	,-	OSC1 of Schmitt type (Note 6)				
Current Dissipation				_		
Ceramic Resonator	DDOP (1)	V _{DD} : Fig. 2, 4MHz, Operating mode	9,	5	10	mΑ
Oscillation	(0)	Output Nch Tr OFF, Port = VDD		5	10	^
External Clock	IDDOP (2)	V _{DD} : 200 kHz to 4330 kHz, Operating mode, Output Nch Tr OF	E	5	10	mΑ
		Port = V _{DD}	ſ,			
Standby Mode	DDST	V_{DD} : $V_{DD} = 5.5V$ (Output Nch Tr	OFF.	0.05	10	μA
	.0001	V_{DD} : $V_{DD} = 3V$ $V_{Port} = V_{DD}$		0.025	5	μA
Oscillation Characteristics						
Ceramic Resonator Oscillatio					4000	
Oscillation Frequency	fCFOSC	OSC1, OSC2: Fig. 2 f ₀ = 4 MHz	3920	4000	4080	kHz
Oscillation Stabilizing	(Note 4)	Fig. 3 f _o = 4 MHz			10	ms
Period	^t CFS	1 ig. 5 i ₀ = 4 init2			10	1113
Pull-up Resistance						
I/O Port Pull-up Resistance	8 _{nn}	Port of PU type: V _{DD} = 5V		14		kΩ
External Reset Characteristics	22					
"H"-Level Threshold	V _{tH}		0.5V _{DD}	(0.8V _{DD}	V
"L"-Level Threshold	VtL		0.25V _{DD}),5V _{DD}	V
Reset Time	TRST		· S	ee Fig. 4.		-
Pin Capacitance	CP	f = 1 MHz, Other than pins to be		10		рF
Serial Clock		tested, VIN = VSS				
Input Clock Cycle Time	terey (1)	SCK: Fig. 5	3.0			μs
Output Clock Cycle Time		\overline{SCK} : ($T_{CYC} = 4 \times System clock$		4 × TCYC		μs
		period), Fig. 5		0.0		• -
Input Clock "L"-Level	tCKL (1)	SCK: Fig. 5	1.0			μs
Pulse Width				. –		
Output Clock "L"-Level	^t CKL (2)	SCK: Fig. 5	3:	2 × TCYC		μs
Pulse Width				÷		

Continued on next page.

Ň

Continued from preceding page.

Continued from preceding page	ge.		min	typ	max	unit
Input Clock ''H''-Level Pulse Width	^t СКН (1)	SCK: Fig. 5	1.0			μs
Output Clock "H"-Level Pulse Width	tCKH (2)	SCK: Fig. 5	32 >	^{(T} CYC		μs
Serial Input						
Data Setup Tíme	tick 🛛	SI: Specified for 1 of <u>SCK</u> , Fig. 5	0.5			μs
Data Hold Time	tCKI	SI: Specified for ↑ of SCK, Fig. 5	0.5			μs
Serial Output						
Output Delay Time	^t CKO	SO: Specified for ↓ of SCK, Nch OD only: External 1 kohm, external 50 pF, Fig. 5			0.5	μs
Pulse Output						
Period	^t PCY	PE0: T _{CYC} = 4 x System clock period, Nch OD only: External 1 kohm, external 50 pF, Fig. 6	64>	(TCYC		μs
"H"-Level Pulse Width	tрн	PEO:	3	2 × TCYC	±10%	μs
"L"-Level Pulse Width	tPL	PEO:		2 × TCYC		μs

Note 1: When oscillated internally under the oscillating conditions in Fig. 2, up to the oscillation amplitude generated is allowable.

- Note 2: Average over the period of 100 msec.
- Note 3: Operating supply voltage VDD must be held until the standby mode is entered after the execution of the HALT instruction. The PA3 (or PA0 to 3) pin must be free from chattering during the HALT instruction execution cycle.
- Note 4: fCFOSC represents an oscillatable frequency. There is a tolerance of approximately 1% between the center frequency at the ceramic mode and the nominal value presented by the ceramic resonator supplier. For details, refer to the specification for the ceramic resonator.
- Note 5: When mounting the QIP version on the board, do not dip it in solder.
- Note 6: The OSC1 becomes the Schmitt type when the OSC option is the external clock OSC.

0SC1



(0SC2)







Fig. 3 Oscillation Stabilizing Preiod

4MHz (Murata)	c 1	33pf±10%
CSA4,00MG	٢2	33pf±10%
	Ŕ	ΩΟ
4MHz (Kyocera)	C 1	33pf±10%
KBR4.0MS	C 2	33pf±10%
	R	0Ω

Table 1 Constants Guaranteed for Ceramic **Resonator Oscillation**



Fig. 4 Reset Circuit

Note 7: When the rise time of the power supply is 0, the reset time becomes 10 ms to 100 ms at CRES = 0.1 μ F. If the rise time of the power supply is long, the value of CRES must be increased so that the reset time becomes 10 ms or greater.







The load conditions are the same as in Fig. 5.

0.8Vop - 0.**2**5Voo

50pF

Voo



Circuit Configuration	Frequency	Predivider Option (Cycle Time)	V _{DD}	Remarks
Ceramic Resonator OSC Option	4 MHz	1/1 (1 μs)	4.5 to 5.5V	
External Clock Option	200 to 4330 kHz	1/1 (20 to 0.92 µs)	4.5 to 5.5V	
External Clock Drive by Ceramic Resonator OSC Option	The external clock of specify the external	drive is impossible. When clock option.	using the extern	al clock drive,

Table 2 Table of Oscillation, Predivider Option (All selectable combinations are shown. Do not use any other combinations than shown above.)

Notes for Standby Function Application

The LC6520, LC6522 provide the standby function called HALT mode to minimize the current dissipation when the program is in the wait state.

The standby function is controlled by the HALT instruction, PA pin, RES pin, and serial transfer completion signal. A peripheral circuit and program must bo so designed as to provide precise control of the standby function. In most applications where the standby function is performed, voltage regulation, instantaneous break of power, and external noise are not negligible. When designing an application circuit and program, whether or not to take some measures must be considered according to the extent to which these factors are allowed. This section mainly describes power failure backup for which the standby function is mostly used. A sample application circuit where the standby function is performed precisely is shown below and notes for circuit design and program design are also given below.

When using the standby function, the application circuit shown below must be used and the notes must be also fully observed.

If any other method than shown in this section is applied, it is necessary to fully check the environmental conditions such as power failure and the actual operation of an application equipment.

1. HALT mode release conditions

1-1. Supplementary description of release by serial transfer completion signal

On completion of serial transfer, the HALT mode is released and the execution of the program starts with an instruction immediately following the HALT instruction. This function can be used to execute the program only when serial transfer occurs, placing the program in the wait state when no serial transfer occurs. This function is effective in reducing the current dissipation or clock noise.

– Notes –

- Release by the serial transfer completion signal is available only when the RC mode is used for system clock generation; and unavailable when the ceramic mode is used.
- On completion of serial transfer, the HALT mode is released unconditionally. In an application, such as
 capacitor backup application, where the current dissipation must be kept as low as possible during backup and
 serial transfer by external clock is also used, the HALT mode is released when serial data is transferred externally during backup.

1-2, Summary of HALT release conditions

The HALT mode setting, release conditions are shown in Table 1.

Table 1 HALT mode setting, release conditions

HALT mode setting conditions	HALT mode release conditions
HALT instruction Provided that PA3, (PA3 to PA0 or PA3 is program- selectable) is at high level.	 Reset (Low level is appled to RES.) Low level is applied to PA3, (PA3 to PA0 or PA3 is program-selectable.) Serial transfer completion.

Note) HALT mode release conditions (2), (3) are available only when the RC mode is used for system clock generation; and unavailable when the ceramic mode is used.

2. Proper cares in using standby function

When using the standby function, an application circuit and program must be designed with the following in mind,

- (1) The supply voltage at the standby state must not be less than specified.
- (2) Input timing and conditions of each control signal (RES, port A, serial transfer) must be observed at the standby initiate/release state.
- (3) Release operation must not be overlapped at the time of execution of the HALT instruction.

A sample application where the standby function is used for power failure backup is shown below as a concrete method to observe these notes. A sample application circuit, its operation, and notes for program design are given below.

Sample application where the standby function is used for power failure backup

Power failure backup is an application where power failure of the main power source is detected and the HALT instruction is executed to cause the standby state to be entered. The current dissipation is minimized and a backup capacitor is used to retain the contents of the internal registers for a certain period of time. After power is restored, a reset occurs automatically and the execution of the program starts at address 000H of the program counter (PC). Shown below are sample applications where the program selects or not between power-ON reset and reset after power is restored, notes, measures for instantaneous break of AC power, and notes for serial transfer.

2-1. Sample application 1 where the standby function is used for power failure backup

Shown below is a sample application where the program does not select between power-ON reset and reset after power is restored.

2-1-1. Sample application circuit - (1)

Fig. 2-1 shows a sample application where the standby function is used for power failure backup.



Fig. 2-1. Sample application - (1) where the standby function is used for power failure backup

2-1-2. Operating waveform in sample application circuit -- (1)

The operating waveform in the sample application circuit in Fig. 2-1 is shown in Fig. 2-2. The mode is roughly divided as follows: a, Power-ON reset, b, Instantaneous break of main power, C, Return from power failure backup.



Fig. 2-2. Operating waveforms - (1) in sample application circuit

2-1-3. Operation of sample application circuit - (1)

(a) At the time of power-ON reset

After power rises, a reset occurs automatically and the execution of the program starts at address 000H of the program counter (PC).

- Note -

This sample application circuit provides an indeterminate region where no reset occurs before the operating VDD range is entered.

- (b) At the time of instantaneous break
 - (i) When the PXX input voltage does not meet VIL (The PXX input level does not get lower than input threshold level VIL) and the RES input voltage only meets VIL:
 - A reset occurs in the normal mode, providing the same operation as power-ON reset.
 - (ii) When both of the PXX input voltage and RES input voltage do not meet V1L:
 - The program continues running in the normal mode.
 - (iii) When both of the PXX input voltage and RES input voltage meet VIL:
 When two pollings do not regard the PXX input voltage as "L" level, the HALT mode is not entered and a reset occurs.
 When two pollings regard the PxX input voltage as "L" level, the HALT mode is entered and after

When two pollings regard the P_{XX} input voltage as "L" level, the HALT mode is entered and after power is restored a reset occurs, releasing the standby mode.

(c) At the time of return from power failure backup After power is restored, a reset occurs, releasing the standby mode.

2-1-4. Notes for design of sample application circuit -(1)

• V+rise time and C2

Make the time constant (C₂, R) of the reset circuit 10 times as long as the V+rise time. (R: ON-chip resistor, 500 kohm typ.)

Make the V+rise time shorter (up to 20 ms).

• R1 and C1

Make the R_1 value as small as possible. Make the C_1 value as large as possible according to the backup time calculated, (Fix the R_1 value so that the C_1 charging current does not exceed the power source capacity.)

R2 and R3

Make the "H"-level input voltage applied to the P_{XX} pin equal to V_{DD} .

• R4

Fix the time constant of C₂ and C₄ so that C₂ can discharge during the period of time from when V+ gets lower than V+TROM (TR OFF) at the time of instantaneous break until the P_{XX} input voltage gets lower than V_{1L} (because release by reset is not available after the HALT mode is entered by instantaneous break).

R5 and R6

Make V+ (VBE \Rightarrow 0.6V is obtained by R5 and R6) when the reset circuit works (Tr ON) more than (operating VDD min + VF of diode D1). Observing this note, make V+ as low as possible to provide a reset early enough after power-ON.

Backup time

The normal operation continues with a relatively high current dissipation from when power failure is detected by the P_{XX} until the HALT instruction is executed. Fix the C₁ value so that the standby supply voltage is held during backup time of set + above-mentioned time.

2-1-5. Notes for software design

- Design the program so that port A0 to A2 cannot be used for standby release and port A3 is brought to "H" level at the standby mode.
- Input a standby request to a normal input port other than the PA3 and check by polling this input port twice.

(Example)

	BP1	AAA	; 1st polling
	RCTL	3	; Interrupt inhibit
	BP1	AAA	; 2nd polling
	HALT		; Standby
AAA:	:		

- 2-2. Sample application 2 where the standby function is used for power failure backup Shown below is a sample application where the program selects between power-ON reset and reset after power is restored.
- 2-2-1. Sample application circuit (2) (No instantaneous break in power source) Fig. 2-3 shows a sample application where the standby function is used for power failure backup.



Fig. 2-3 Sample application - (2) where the standby function is used for power failure backup

2-2-2. Operating waveform in sample application circuit - (2)

The operating waveform in the sample application circuit in Fig. 2-3 is shown in Fig. 2-4. The mode is roughtly divided as follows: a, Power-ON reset, b. Return from power failure backup.



V+TRON: V+ value when TR1 is turned ON/OFF.

Fig. 2-4. Operating waveform - (2) in sample application circuit

2-2-3. Operation of sample application circuit -(2)

(a) At the time of power-ON reset

The operation and notes are the same as for sample application circuit - (1), except that after reset release $P_{XX} = "L"$ is program-detected to decide program start after initial reset.

- (b) Standby initiation When one polling regards the PXX input voltage as "L" level, the HALT mode is entered.
- (c) At the time of return from power failure backup After power is restored, a reset occurs, releasing the standby mode. After standby release $P_{XX} = "H"$ is program-detected, deciding program start after power is restored.

- Note -

If power is restored after V_{DD} during power failure backup gets lower than V_{IH} on the P_{XX} , $P_{XX} = "L"$ may be program-detected, deciding program start after initial reset.

2-2-4. Notes for design of sample application circuit -(2)

R₂ and R₃

Fix the R₂ value so that $R_2 >> R_1$ is yielded and fix the R₃ value so that I_B of TR2 is limited.

• R4

There is no severe restriction on the R4 value, but fix it so that C₂ can discharge quickly. Other notes are the same as for sample application circuit - (1).

2-2-5. Notes for software design

- Design the program so that port A0 to A2 cannot be used for standby release and port A3 is brought to "H" level.
- Input a standby request to a normal input port other than the PA3 and check by polling this input port once.

(Example)

	:			
	BP1	AAA	;	Polling
	HALT		;	Standby
AAA:	:			

2-3. Sample application 3 where the standby function is used for power failure backup

2-3-1. Sample application circuit – (3) (There is an instantaneous break in power source.) Fig. 2-5, shows a sample application where the standby function is used for power failure backup.





2-3-2. Operating waveform in sample application circuit - (3)

The operating waveform in the sample application circuit in fig. 2-5 is shown in Fig. 2-6. The mode is roughly divided as follows: a, Power-ON reset, b, Instantaneous break of main power, C, Return from power failure backup.



Fig. 2-6. Operating waveform in sample application circuit - (3)

- 2-3-3. Operation of sample application circuit (3)
 - (a) At the time of power-ON reset
 - The operation and notes are the same as for sample application circuit (2)
 - (b) At the time of instantaneous break
 - When the PXX input voltage does not meet VIL (the PXX input level does not get lower than input threshold level VIL) and the RES input voltage only meets VIL:
 A reset occurs in the normal mode. After reset release PXX = "H" is program-detected, deciding

A reset occurs in the normal mode. After reset release $P_{XX} = "H"$ is program-detected, deciding program start after instantaneous break.

(ii) When both of the PXX input voltage and RES input voltage do not meet VIL: The program continues running in the normal mode.

(iii) When both of the PXX input voltage and RES input voltage meet VIL: When two pollings do not regard the PXX input voltage as "L" level, the HALT mode is not entered and a reset occurs.
When two pollings regard the PXX input voltage as "L" level, the HALT mode is entered and after power is restored, a reset occurs, releasing the standby mode. After standby release PXX = "H" is program-detected, deciding program start after instantaneous break.

(c) At the time of return from power failure backup

The operation and notes are the same as for sample application circuit - (2)

- 2-3-4. Notes for design of sample application circuit (3)
 - R3
 - Bias resistance of TR2
 - R7 and R8

Fix the R7 and R8 values so that TR3 is turned ON/OFF at approximately 1.5V of V+. Other notes are the same as for sample application circuit -(1)

2-3-5. Notes for software design

Same as for sample application circuit - (1)

2.4. Notes (1) for providing serial transfer

Notes for providing power failure backup and serial transfer

This application assigns top priority to power failure backup. When power failure backup is provided, serial transfer may not be provided normally.

- (1) When the internal clock is used for the serial clock: Execute the serial transfer start instruction immediately before executing the HALT instruction. If this is done during serial transfer, the power failure backup mode is entered without normal transfer.
- (2) When the external clock is used for the serial clock: When power failure is detected, it is most prioritized that the HALT mode is entered, providing power failure backup. It is necessary to design an application system where no release signal by serial transfer completion is inputted to the HALT instruction executing cycle and no release signal is inputted during backup.

2.5. Notes (2) for providing serial transfer

Notes for providing HALT and serial transfer for program standby without power failure backup

This application assigns top priority to serial transfer. The following notes for system design must be observed.

- (1) When the internal clock is used for the serial clock: Transfer starts when it is ready on both sides. When transfer is not ready on the other side, the HALT instruction is executed to reduce the current dissipation. When transfer is ready, the HALT release signal (RES, PA) causes return from the standby mode, starting serial transfer.
- (2) When the external clock is used for the serial clock:

Synchronization must be provided between microcomputers to prevent the HALT instruction and HALT release signal (RSIOEND) from overlapping. When transfer is ready, the serial transfer start instruction is executed and the program is placed in the wait state. The other side adjusts thime so that no overlap occurs between the HALT instruction and transfer completion and starts serial transfer. On completion of transfer, the HALT mode is released and the program is executed with an instruction immediately following the HALT instruction.

LC6520, LC6522 INSTRUCTION SET

Symbol Description

: Accumulator : Accumulator bit t : Carry flag : Control register AC ACt CF CTL DP : Data pointer : E register : External interrupt request flag : Flag bit n : Memory E Extf

۴n м

M(DP) P(DP_L) PC STACK : Memory addressed by DP : Input/output port addressed by DPL : Program counter : Stack register STACK : Stack register TM : Timer TMF : Timer (internal) interrupt request flag At, Ha, La : Working register ZF : Zero flag ♥

- (), E
- } : Contents : Transfer and direction + +
 - : Addition

_

Δ

: Addition : Subtraction : AND : OR : Exclusive OR

Å

			Instruction code		s: 58				Status flag	
Instruction group		Mnemonic	D7D6D5D4	$D_3D_2D_1D_0$	Byte	C _V el	Function	Description	affected	Remarks
S.	CLA	Clear AC	1100	0000	1	1	AC - 0	The AC contents are cleared.	ZF	* 1
, di	CLC	Clear CF	1 1 1 0	0001	1	1	CF ←0	The CF contents are cleared.	CF	
instr	STC	Set CF	1 1 1 1	0001	1	1	CF ←1	The CF is set.	CF	
tion	CMA	Complement AC	1110	1011	1	1	AC ←(AC)	The AC contents are complemented.	ZF	
Dulat	INC	Increment AC	0000	1110	1	1	AC +(AC) +1	The AC contents are incremented +1.	ZF CF	
nanij	DEC	Decrement AC	0000	1111	1	1	AC ←(AC) -1	The AC contents are decremented ~1.	ZF CF	
Accumutator manipulation instructions	RAL	Rotate AC left through CF	6000	0001	1	1	$AC_0 \leftarrow (CF), AC_{n+1} \leftarrow (AC_n), CF \leftarrow (AC_3)$	The AC contents are shifted left through the CF.	ZF CF	
Ē	TAE	Transler AC to E	0 0 0 0	0011	1	1	E ← (AC)	The AC contents are transferred to the E.		
Acc	XAE	Exchange AC with E	0000	1 1 0 1	1	1	(AC) ≒(E)	The AC contents and the E conents are exchanged.		
5	INM	Increment M	0010	1110	1	1	M(DP) ← [M(DP)] +1	The M(DP) contents are incremented +1.	ZF CF	····
ulati	DEM	Decrement M	0010	1 1 1 1	1	1	$M(DP) \leftarrow (M(DP)) \rightarrow 1$	The M(DP) contents are decremented -1.	ZF CF	
manipulation ons	SMB bit	Set M data bit	0000	1 O B 1 B 0	-	1	M(DP. B1B0) +1	A single bit of the M(DP) specified with B_1B_0 is set.		
Memory mar instructions	RM8 bit	Resel M data bit	0010	1 Q B 1 B 0	1	1	M(DP. B1B0) ←0	A single bit of the M(DP) specified with B ₁ B ₀ is reset.	ZF	· · · · · · · · · · · · · · · · · · ·
<u> </u>	AD	Add M to AC	0110	0 0 0 0	1	1	AC ←(AC) + (M(DP))	Binery addition of the AC contents and the M(DP) contents is performed and the result is stored in the AC.	ZF CF	
	ADC	Add M to AC with CF	0010	0 0 0 0	1	1	AC ←(AC) + (M(DP)) +(CF)	Binary addition of the AC, CF contents and the M(DP) contents is performed and the result is stored in the AC.	ZF CF	· · · · ·
	DAA	Decimal adjust AC in addition	1110	0110	1	1	AC + AC) + 6	6 is added to the AC contents.	ZF	
	DAS	Decimal adjust AC in subtraction	1 1 1 0	1010	1	1	AC ←(AC)+10	10 is added to the AC contents.	ZF	
tions	EXL	Exclusive or M to AC	1 1 1 1	0101	1	1	AC ←(AC) ¥ [M(DP)]	The AC contents and the M(DP) contents are exclusive ORed and the result is stored in the AC.	ZF	
instruc	AND	And M to AC	1110	0111	۱	1	AC ⊷(AC) ∧ (M(DP))	The AC contents and the M(DP) contents are ANDed and the result is stored in the AC.	ZF	······
parison	OR	Or M to AC	1 1 1 0	0101	1	1	$AC \leftarrow (AC) \vee (M(DP))$	The AC contents and the M(DP) contents are ORed and the result is stored in the AC.	ZF	
Arithmetic operation/comparison instructions	СМ	Compare AC with M		1011	1	1	(M(DP))+(AC)+1	$\label{eq:contents and the M(DP) contents are compared and the CF and ZF are set/reset. \\ \hline Comparison result CF ZF \\ \hline [M(DP)] > (AC) 0 0 \\ \hline [M(DP)] = (AC) 1 1 \\ \hline [M(DP)] < (AC) 1 0 \\ \hline \end{array}$	ZF CF	
Ariti	CI data	Compare AC with immediate data		1 1 0 0 3 2 1)0	2	2	13121110 + (AC)+1	$\label{eq:response} \begin{array}{c c} The AC contents and the immediate data 1_3 2_1 1_0 are compared and the ZF and CF are set/reset. \\ \hline \hline Comparison result CF ZF \\ \hline 1_3 + 2_1 + 1_0 > (AC) 0 0 \\ \hline 1_3 + 2_1 + 1_0 = (AC) 1 1 \\ \hline 1_3 + 2_1 + 1_0 < (AC) 1 0 \\ \hline \end{array}$	ZF CF	
	CLI dala	Compare DPL with immediate data	0010	$1 \ 1 \ 0 \ 0$ $1 \ 1 \ 1 \ 0 \ 0$	2	2	{DP ₁ } ¥ 3 2 1 0	The DP _L contents and the immediate data 1312110 are compared.	ZF	
	LI data	Load AC with Immediate data	1 1 0 0	13 12 11 10	1	1	AC - 13121110	The immediate data 13121110 is loaded in the AC.	ZF	*1
	s	Store AC to M	0 0 0 0	0010	1	۱	M(DP) + (AC)	The AC contents are stored in the M{DP}.		
	L	Load AC Irom M	0010	0001	1	1	AC ← (M(DP))	The M(DP) contents are loaded in the AC.	ZF	
ctions	XM data	Exchange AC with M. Then modily DPs with immediate data	1010	0 M ₂ M ₁ M ₀	1	2	$(AC) \leftrightarrows (M(DP))$ $DP_{H} \leftarrow (DP_{H}) \lor$ $0 M_{2} M_{1} M_{0}$	The AC contents and the M(DP) contents are exchanged and then the DP _H contents are modified with the contents of (DP _H) ∀OM ₂ M ₁ M ₀ .	ZF	The ZF is set/reset according to the result of (DP _H) VOM ₂ M ₁ M ₀ .
Load/store instructions	×	Exchange AC with M	1010	0000	1	2		The AC contents and the M{DP} contents are exchanged.	ZF	The ZF is set/reset according to the DP _{II} contents at the time of instruc- tion execution,
Load/s	XI	Exchange AC with M. then increment DPL	1 1 1 1	1 1 1 0	1	2	(AC) ≒ (M(DP)) DPL ←(DPL) + 1	The AC contents and the M(DP) contents are exchanged and then the DPL contents are incremented +1.	ZF	The 2F is set/reset seconding to the result of (DPL+1)
	хD	Exchange AC with M, then decrement DPL	1111	,1111	1	2	$(AC) \leftrightarrows (M(DP))$ $DP_{L} \leftarrow (DP_{L}) = 1$	The AC contents and the $M(DP)$ contents are exchanged and then the DP_L contents are decremented -1 .	ZF	The ZF is set/reset according to the result of (DPL - I)
	RTBL	Read table data from program ROM	0 1 1 0	0011	1	2	AC.E←ROM (PCh.E.AC)	The contents of ROM addressed by the PC whose low-order 8 bits are replaced with the E and AC contents are loaded in the AC and E.		

LC6520C,6520H,6522C,6522H

	·			. :			1		!	
Б.			Instruct	tion code	r	\$			Status flag	
Instruction		Mnemonic	D7 D6 D5 D4	D3 D2 D1 Dn	Bytes	Cycl	Function	Description	affected	Remarks
Date pointer manipulation instructions ar	LDZ data	Load DPH with Zero and DPL with immediate data respectively		13 12 11 10	1	1	DPH ←0 DPL ←13121110	The DP _H and DP _L are loaded with 0 and the immediate data $1_31_21_10$ respectively.		
ion insti	LHI data	Load DPH with immediate data	0100	13 12 11 10	1	1	DPii ← 13 2 1 0	The DP _H is loaded with the immediate data 13121110.		
ulat	IND	Increment DPL	1110	1 1 1 0	1	1	DPL ← (DPL) + 1	The DPL contents are incremented +1.	ZF	
	DED	Decrement DPL	1110	1 1 1 1	1	1	DPL - (DPL) - 1	The DPL contents are decremented -1.	ZF	<u></u>
er u	TAL	Transfer AC to DPL	1111	0111		1	DPL - (AC)	The AC contents are transferred to the DP	-	
oint	TLA	Transfer DPL to AC	1 1 1 0	1001	;	1	AC + (DPL)	The DP ₁ contents are transferred to the AC	2 F	
2	ХАН	Exchange AC with DPH	0010	0011	- 1	, 1	(AC) ≒(DPн)	The AC contents and the DPL contents are	_	
┝┻			0010	1110	ŀ	, 		exchanged. The AC contents and the contents of		
Working register manipulation instructions	XAt XAO XAI XA2 XA3	Exchange AC with working register At	$\begin{array}{c}1&1&1&0\\1&1&1&0\end{array}$	0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 0	1 1 1	1 1 1	(AC) ≒(AO) (AC) ≒(A1) (AC) ≒(A2) (AC) ≒(A2) (AC) ≒(A3)	working register At are exchanged. At is assigned one of A_0 , A_1 , A_2 , A_3 according to $t_1 t_0$.		
ng register ctions	ХНа ХНО ХН1	Exchange DPH with working register Ha	$\begin{array}{c}1&1&1&1\\1&1&1&1\end{array}$	a 1 0 0 0 1 1 0 0	1 1	1 1	(DPн) ≒(H0) (DPн) ≒(H1)	The DP _H contents and the contents of working register Ha are exchanged. Ha is assigned either of HD or H1 according to a.		
Working reg instructions	XLə XLO XL1	Exchange DPL with working register La	1 1 1 1 1 1 1 1 1 1	a 0 0 0 0 0 1 0 0	1	1	(DPL)≒(LO) (DPL)≒(L1)	The DPL contents and the contents of working register La are exchanged. Le is assigned either of L0 or L1 according to a.		
tions	SFB 11ag	Sel flag bit	0101	B3 B2 B1 B0	1	1	Fn ← 1	The flag specified with $B_3 B_2 B_1 B_0$ is set.		
Flag manipulation instructions	RFB flag	Reset flag bit	0001	B3 B2 B1 Bo	1	1	Fn ⊷0	The flag specified with $B_3B_2B_1B_0$ is reset.	ZF	The flags are divided into 4 groups of F_0 to F_3 , F_4 to F_7 . F_1 to F_1 , F_12 to F_15 . The 2F is set/reset according to the 4 bits including a unique bit specified with the immediate data $B_3B_2B_1B_0$.
	JMP addr	Jump in the current bank	0 1 1 0 P7P6P5P4	1 PtoPsP8 P3P2P1Po	2	2	PC ← PCII (및 は PCII) P10P9 P9 P7 P6 P5 P4 P3 P2 P1 P0	A jump to the address specified with the PC ₁₁ (or $\overline{PC_{11}}$) and immediate data $P_{10}P_9P_8P_7P_8P_5P_4P_3P_2P_1P_0$ occurs.		If the BANK and JMP instructions are executed consecutively, $PC_{11} \longrightarrow PC_{11}$.
tions E	JPEA	Jump in the current page modified by E and AC	1 1 1 1	1010	1	1	PC7~0 ←(E.AC)	A jump to the address specified with the contents of the PC whose low-order 8 bits are replaced by the E and AC contents occurs.		
ine instruct	CZP əddr	Call subroutine in the zero page	1011	P3 P2 P1 P0	1	1	STACK ← (PC)+1 PC11~6,PC1~0 ←0 PC5~2←P3P2P1P0	A subroutine in page 0 of bank 0 is called,		
Jump/subroutine instructions	CAL addr	Call subroutine in the zero bank	1 0 1 0 P7P6P5P4	1 PioPgP8 P3P2P1Po	2	2	STACK \leftarrow (PC) + 2 PC11~0 \leftarrow OP10P9P6P7 P6P5P4P3P2P1P0	A subroutine in bank 0 is called.		
H	RT	Return from subroutine	0110	0010	1	1	PC - (STACK)	A return from a subroutine occurs.		
	RTI	Return from interrupt	•	0010	1	-	PC +(STACK)	A return from an interrupt service routine	ZF CF	
		routine			_		CF ZF ← CSF.ZSF	occurs.	ļ	Effective only when
	BANK	Change bank	1 1 1 1	1 1 0 1	1	١	PC11 ← (PC11)	The bank is changed.		used immediately befor the JMP instruction.
	BAt addr	Branch on AC bil	0 1 1 1 P7P6P5P4	0 0 tito P3P2PiP0		2	$PC7 \sim 0 \leftarrow P7 P6P5 P4$ $P3 P2P1P0$ if ACt = 1	If a single bit of the AC specified with the immediate data $t_1 t_0$ is 1, a branch to the address specified with the immediat data $P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ within the same page occurs.		Mnemonic is 840 to 843 according to the value of L
	8NAt addr	Branch on no AC bil	0011 P7P6P5P4	0 0 tito P3P2P1P0		2	$PC7 \sim_0 \leftarrow P7 P_6P_5P_4$ $P_3P_2P_1P_0$ if ACt = 0	If a single bit of the AC specified with the immediate data t_{10} is 0, a branch to the address specified with the immediate data $P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ within the same page occurs.		Mnemonic is BNAO to BNA3 according to the value of L
	BMt addi	Branch on M bit	Q 1 1 1 P∠P6P5P4	0 1 t 1 t o P3 P2 P1 Po	2	2	$PC_7 \sim_0 \leftarrow P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if (M(DP.t 1 t of) = 1	If a single bit of the M(DP) specified with the immediate data $t_1 t_0$ is 1, a branch to the address specified with the Immediate data $P_7 P_6 P_6 P_4 P_3 P_2 P_1 P_0$ within the same page occurs.		Mnemonic is 8M0 to GM3 according to the value of t.
Branch instructions	BNMt addr	Branch on no Mibit	0 0 1 1 P7P6P5P4	0 1 tito P3 P2 Pi Po	2	2	$PC7 \sim_0 \leftarrow P7 P6 P5 P4 P3 P2 P1 P0 if (M(DP.t 1t 01)=0$	If a single bit of the M(DP) specified with the immediate data t_{17} is 0, a branch to the address specified with the immediate data $P_7P_6P_5P_4P_3P_2P_1P_0$ within the same page occurs.		Mnemonic is BNM0 to BNM0 according to the value of 1;
Branch	BP1 addr	Branch on Port bit		1 0 tito PoP2P1P0		2	$PC_7 \sim_0 \leftarrow P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ $(f(P_1 P_1 + t_1 t_0)) = 1$	If a single bit of port P(DP_) specified with the immediate data $\tau_1 \tau_0$ is 1, a branch to the address specified with the immediate data $P_2 P_2 r_3 P_4 P_3 P_2 r_1 P_0$ within the same page occurs.		Mnemonic is BPO to BPG according to the value of t
	BNPt addr	Branch on no Port bit		1 Oitito P3P2P1P0		2	$PC_7 \sim_0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0 if [P(DPL, t_1 t_0]] = 0$	If a single bit of port $P(DP_1)$ specified with the immediate data $t_1 t_0$ is 0, a branch to the address specified with the immediate data $P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ within the same page occurs.		Mnemonic is BNP0 to BNP3 according to the value of t.
	BTM addr	Branch on timer	0 1 1 1 P7P6P5P4	1 1 0 0 P3P2P1P0		2	$PC7 \sim_0 \leftarrow P7P6P5P4$ $P3P2P1P0$ if TMF = 1 then TMF $\leftarrow 0$	If the TMF is 1, a brench to the address specified with the immediate date $P_7P_6P_5P_4P_3P_2P_1P_0$ within the same page occurs. The TMF is reset.	e TMF	

No. 2076-28/29

LC6520C,6520H,6522C,6522H

Instruction group				Instruction code					Status flag	Remarks
		Mnemonic	D7 D6 D5 D4	D ₃ D ₂ D ₁ D ₀	Bytes	Cycles	Function	Description	affected	nomerks
Branch instructions	BNTM addr	Branch on no timer	0 0 1 1 P7 P6 P5 P4	1 1 0 0 P3P2P1P0	2	2	$PC_{7\sim0} \leftarrow P_{7}P_{6}P_{5}P_{4}$ $P_{3}P_{2}P_{1}P_{0}$ if TMF = 0 then TMF + 0	If the TMF is 0, a branch to the address specified with the immediate data $P_7 P_6 P_6 P_4 P_3 P_2 P_1 P_0$ within the same page occurs. The TMF is reset.	TMF	
	Bi addr	Branch on interrupt	O 1 1 1 P7P6P5P4	1 1 0 1 P3P2P1P0	2	2	$PC_{7} \sim_{0} \leftarrow P_{7} P_{6} P_{5} P_{4}$ $P_{3} P_{2} P_{1} P_{0}$ if EXTF = 1 then EXTF $\leftarrow 0$	If the EXTF is 1, a branch to the address specified with the immediate data $P_2P_6P_5P_4P_3P_2P_1P_0$ within the same page occurs. The EXTF is reset.	EXTF	
	BNI addr	Branch on no interrupt		1 1 0 1 P3P2P1P0	2	2	$PC_{7} \sim_{0} \leftarrow P_{7}P_{6}P_{5}P_{4}$ $P_{3}P_{2}P_{1}P_{0}$ $II EXTF = 0$ then EXTF $\leftarrow 0$	If the EXTF is 0, a branch to the address specified with the immediate data $P_7P_6P_5P_4P_3P_2P_1P_0$ within the same page occurs. The EXTF is reset.	EXTF	
	BC addr	Branch on CF	0 1 1 1 P7P6P5P4	1 1 1 1 P3P2P1P0	2	2	$PC_{7 \sim 0} \leftarrow P_{7}P_{6}P_{5}P_{4}$ $P_{3}P_{2}P_{1}P_{0}$ if $CF = 1$	If the CF is 1, a branch to the address specified with the immediate data $P_7P_6P_4P_3P_2P_1P_0$ within the same page occurs.		
	BNC addr	Branch on no CF	0 0 1 1 P7P6P5P4	1 1 1 1 P3P2P+P0	2	2	$\begin{array}{c} PC_{7} \sim_{0} \leftarrow P_{7} P_{6} P_{5} P_{4} \\ P_{3} P_{2} P_{1} P_{0} \\ \text{if } CF = 0 \end{array}$	If the CF is 0, a branch to the address specified with the immediate data $P_7P_6P_5P_4P_3P_2P_1P_0$ within the same page occurs.		
	BZ addr	Branch on ZF	0 1 1 1 P7P6P5P4	1 1 1 0 P3P2P1P0	2	2	PC7 ~0 ~ P7 P6 P5 P4 P3 P2 P1 P0 11 ZF = 1	If the ZF is 1, a branch to the address specified with the immediate data $P_7P_6P_5P_4P_3P_2P_1P_0$ within the same page occurs.		
	BNZ addr	Branch on no ZF	0 0 1 1 P7PöP5P4	1 1 1 0 P3P2P1P0	2	2	$PC_{7 \sim 0} \leftarrow P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if ZF = 0	If the ZF is 0, a branch to the address specified with the immediate data $P7P_6P5P4P_3P2P1P_0$ within the same page occurs.		
	BFn addr	Branch on Hag bit	1 1 0 1 P7P6P5P4	n 3 n 2 n 1 n 0 P 3 P 2 P 1 P 0	2	2	$PC_{7} \sim_{0} \leftarrow P_{7}P_{6}P_{5}P_{4}$ $P_{3}P_{2}P_{1}P_{0}$ $H Fn = 1$	If the flag bit of the 16 flags specified with the immediate data $n_3n_{2}n_1n_0$ is 1, a branch to the address specified with the immediate data $P_7P_6P_5P_4P_3P_2P_0$ within the same page occurs.		Mnemonic is BFD to BF15 according to the value of n.
	BNFn addr	Branch on no flag bit	1 0 0 1 P7P6P5P4	n g n g n 1 n 0 P 3 P 2 P 1 P 0	2	2	PC7 0 ← P7P6P5P4 P3P2P1P0 II Fn=0	If the flag bit of the 16 flags specified with the immediate data $n_3n_3n_1n_0$ is 0, a branch to the address specified with the immediate data $P_7P_6P_5P_4P_3P_2P_1P_0$ within the same page occurs.		Mnemonic is BNF0 to BNF15 according to the value of n.
Input/Output instructions	IP	Input port to AC	0000	1100	1	1	AC - (P(DPu))	Port P(DPL) contents are loaded in the AC	ZF	
	OP	Output AC to port	0 1 1 0	0001	1	1	$P(DP_{L}) \leftarrow (AC)$	The AC contents are outputted to port P(C	^{pp} լ).	
	SPB bit	Set port bit	0000	0 1 B1 B0	1	2	P(DPL B1B0)+1	A single bit in port $P(DP_1)$ specified with the immediate data B_1B_0 is set.		When this instruction is executed, the E contents are distroyed.
	APB bit	Resel port bit	0010	0 1 B1 B0	1	2	P(DPL, B1B0) +0	A single bit in port P(DP_) specified with the immediate data $\theta_1 \theta_0$ is reset.	ZF	When this instruction is executed, the E contents are destroye
Other instructions	SCTL bit	Set control register bit(S)	0010 1000	1 1 0 0 B3B2B1B0		2	CTL(CTL) V B3B2B1B0	The bits of the control register specified with the immediate data $B_3B_2B_1B_0$ are set.		
	ACTL bit	Reset control register bit(S)	0010	1 1 0 0 B3B2B1B0		2	CTL ←(CTL) A B3B2B1B0	The bits of the control register specified with the immediate data $B_3 B_2 B_1 B_0$ are reset.	ZF	
	WTTM	Write timer	1 1 1 1	1001	1	1	TM++(E),(AC) TMF ++0	The E and AC contents are loaded in the timer. The TMF is reset.	TMF	
	HALT	Halt	1 1 1 1	0110	1	1	Hali	All operations stop.		Only when all pins o port PA are set at L, stop.
	NOP	No operation	0000	0000	1	1	No operation	No operation is performed, but 1 machine cycle is consumed.		

*1 If the CLA instruction is used consecutively in such a manner as CLA, CLA, ----, the first CLA instruction only is effective and the following CLA instructions are changed to the NOP instructions. This is also true of the LI instruction.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall: ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.