

# 4-Bit Single-Chip Microcontrollers for Small-Scale Control Applications

## **Preliminary**

#### Overview

The LC651204N/F/L and LC651202N/F/L are small-scale application microcontroller products in Sanyo's LC6500 series of 4-bit single-chip CMOS microcontrollers, and as such they fully support the basic architecture and instruction set of that series. These microcontrollers are provided in a 30-pin package and include 2 kilobytes (KB) and 4 KB of on-chip ROM. These products are appropriate for use in a wide range of applications, from applications that use a small number of controls and circuits that were previously implemented in standard logic to larger scale applications including audio equipment such as decks and players, office equipment, communications equipment, automotive equipment, and home appliances. Except for the lack of an A/D converter, these microcontrollers provide the same functionality as the LC651104, 02N/F/L.

#### **Features**

- Fabricated in a CMOS process for low power (An instruction-controlled standby function is provided.)
- ROM/RAM
  - LC651204N/F/L ROM:  $4K \times 8$  bits, RAM:  $256 \times 4$  bits LC651202N/F/L ROM:  $2K \times 8$  bits, RAM:  $256 \times 4$  bits
- Instruction set: The 80-instruction set provided by all members of the LC6500 series.
- Wide operating power-supply voltage range of 2.5 to 5.5 volts (L version)
- Instruction cycle time: 0.92 µs (F version)
- On-chip serial I/O circuit
- Highly flexible I/O ports
  - Number of ports: 6 ports with a total of 22 pins
  - All ports: Can be used for both input and output

I/O voltage: 15 V maximum (Only for C,

D, E, and F ports with open-

drain output specifications)

Output current: 20 mA maximum sink current

(Capable of directly driving

LEDs.)

 Options that allow specifications to be customized to match those of the application system.


Specification of open-drain output or built-in pullup resistor: can be specified for all ports in bit units. Specification of the output level at reset: Can be specified to be high or low for ports C and D in port units.

- Interrupt functions
  - Timer overflow vector interrupt (The interrupt state can be tested by the CPU.)
- Vector interrupts initiated by the INT pin or full/empty states of the serial I/O circuit. (The interrupt state can be tested by the CPU.)
- Stack levels: 8 levels (shared with interrupts)
- Timers: 4-bit prescaler plus 8-bit programmable timers
- Clock oscillator options to match application system specifications.
  - Oscillator circuit options: 2-pin ceramic oscillator (N, F, and L versions)
  - Divider circuit option: No divider, built-in divide-bythree circuit, built-in divide-by-four circuit (N and L versions)
- Supports continuous output of a square wave signal (with a period 64 times the cycle time)
- · Watchdog timer
  - RC time constant scheme
  - A watchdog timer function can be allocated to one of the external pins as an option.
- EP version: LC65E1104, OTP version: LC65P1104


#### **Package Dimensions**

unit: mm

#### 3196-DIP30SD



#### unit : mm **3073A-MFP30S**



Note: The package drawings shown above are provided without error tolerances and are for reference purposes only. Contact Sanyo for official package drawings.


#### **Function Overview**

	Item	LC651204N/1202N	LC651204F/1202F	LC651204L/1202L
		4096 × 8 bits (1204N)	4096 × 8 bits (1204F)	4096 × 8 bits (1204L)
/O ports	ROM	2048 × 8 bits (1202N)	2048 × 8 bits (1202F)	2048 × 8 bits (1202L)
	RAM	256 × 4 bits (1204/1202N)	256 × 4 bits (1204/1202F)	256 × 4 bits (1204/1202L)
	Instruction set	80	80	80
Instruction	Table reference	Supported	Supported	Supported
	Interrupts	2048 × 8 bits (1202N) 2048 × 8 bits (1202F) 256 × 4 bits (1204/1202N) 256 × 4 bits (1204/1202F)  80 80 Supported Supported 1 external, 1 internal 1 external, 1 internal 4-bit prescaler + 8-bit timer 8	1 external, 1 internal	
	Timers	4-bit prescaler + 8-bit timer	4-bit prescaler + 8-bit timer	4-bit prescaler + 8-bit timer
Built-in functions	Stack levels	8	8	8
	Standby function	, , ,	Supports standby mode entered by the HALT instruction	Supports standby mode entered by the HALT instruction
	Number of ports	22 I/O pins	22 I/O pins	22 I/O pins
	Serial ports	4-bit or 8-bit I/O	4-bit or 8-bit I/O	4-bit or 8-bit I/O
	I/O voltage	15 V max.	15 V max.	15 V max.
I/O ports	Output current	10 mA typ. 20 mA max.	10 mA typ. 20 mA max. 10 mA typ. 20 mA max.	
	I/O circuit types	Open drain (n-channel) or built-in pu	ull-up resistor output selectable on a	per-bit basis.
	Output levels at reset	High or low can be selected in port	units. (ports C and D only)	
	Square wave output	Supported	Supported	Supported
	Minimum cycle time	2.77 µs (V <sub>DD</sub> ≥ 3 V)	0.92 μs (V <sub>DD</sub> ≥ 3 V)	3.84 µs (V <sub>DD</sub> ≥ 2.5 V)
Characteristics	Power-supply voltage	3 to 5.5 V	3 to 5.5 V	2.5 to 5.5 V
	Power-supply current	1.5 mA typ.	2 mA typ.	1.5 mA typ.
0 11 1	Oscillator	Ceramic (800 kHz, 1 MHz, 4 MHz)	Ceramic (4 MHz)	Ceramic (800 kHz, 1 MHz, 4 MHz)
Oscillator	Divider circuit option	1/1, 1/3, 1/4	1/1	1/1, 1/3, 1/4
Other functions	Package	DIP30S-D MFP30S	DIP30S-D MFP30S	DIP30S-D MFP30S

Note: Sanyo will announce details on oscillator elements and oscillator circuit constants as recommended application circuits are developed. Customers should check with Sanyo for the latest information as the development process progresses.

#### **Pin Assignment**

Common assignments for the DIP and MFP packages



Note: NC pins must be connected to  $V_{SS}$ .

Top view


#### **Pin Functions**

Pin	Function
OSC1, OSC2	Connections for a ceramic oscillator element
RES	Reset
PA0 to 3	I/O dual-function port A0 to A3
PC0 to 3	I/O dual-function port C0 to C3
PD0 to 3	I/O dual-function port D0 to D3
PE0 to 1	I/O dual-function port E0 to E1
PF0 to 3	I/O dual-function port F0 to F3
PG0 to 3	I/O dual-function port G0 to G3
TEST	Test
ĪNT	Interrupt request
SI	Serial input
SO	Serial output
SCK	Serial clock input and output
NC	No connection
WDR	Watchdog reset

Note: The SI, SO, SCK, and INT pins are shared function pins that are also used as PF0 to PF3.

#### **System Block Diagram**

#### LC651204N/F/L, LC651202N/F/L



RAM: Data memory ROM: Program memory F: Flag PC: Program counter WR: Working register INT: Interrupt control AC: Accumulator IR: Instruction register ALU: Arithmetic and logic unit I.DEC: Instruction decoder DP: Data pointer CF, CSF: Carry flag, carry save flag E: E register ZF, ZSF: Zero flag, zero save flag CTL: Control register EXTF: External interrupt request flag OSC: Oscillator circuit TMF: Internal interrupt request flag

TM: Timer
STS: Status register

No. 5190-4/35

#### **Development Support**

Sanyo provides the following items to support application development using the LC651204 and LC651202.

1. User's manual

The "LC651104/1102 User's Manual" is used with these microcontrollers.

2. Development tool manual


See the "EVA800 - LC651104/1102 Development Tool Manual" for details on use of the EVA-800 system.

- 3. Development tool
  - Program development (using the EVA-800 system)
    - MS-DOS host computer system \*1
    - Cross assembler ... MS-DOS-based cross assembler: LC65S.EXE
    - Evaluation chip: LC6595
    - Emulator: The EVA-800 main unit plus the evaluation chip
  - Program development (using the EVA-86000 system): Use the EVA86K-ECB651100.
  - Program evaluation

The <LC65E1104> on-chip EPROM microcontroller

#### **Development Support System**

EVA-800 System



Note: 1. MS-DOS is a registered trademark of Microsoft Corporation

2. Here, "EVA-800" is a generic term for several emulators. Suffixes (A, B, etc.) will be attached to the name as new versions are developed. Note that the EVA-800 emulator (i.e., the model with no suffix) is an old version and cannot be used.

#### **Pin Functions**

Pin	Pin no.	I/O	Function	Options	State at reset	Handling when unused
$V_{DD}$	1	_	Power supply	_	_	_
$V_{SS}$	1	_				
			System clock oscillator	(1) External clock	_	_
OSC1	1	Input	Connect an external ceramic oscillator element to these pins	(2) Two-pin ceramic oscillator (3) Divider circuit option		
OSC2	1	Output	Leave OSC2 open if an external clock is supplied.	No divider circuit     Divide-by-three circuit		
OSC2 1 0	Output		3. Divide-by-four circuit			
			I/O port A0 to A3	(1) Output open drain	High-level output	Open drain output select
			Input in 4-bit units using the IP instruction	(2) Built-in pull-up resistor	(i.e., the output n-channel	the options, connect to V <sub>SS</sub> .
			Output in 4-bit units using the OP instruction	Options (1) and (2) can be specified in bit units.	transistor will be off.)	
<b>D</b> . 10.		I/O	Port bits can be tested in bit units using the BP and BNP instructions.			
PA0 to PA3	4		Port bits can be set or cleared in bit units using the SPB and RPB instructions.			
			PA3 is used for standby control.			
			Applications must be designed so that no chattering (e.g. switch bounce) occurs on the PA3 pin during a HALT instruction execution cycle.			
			I/O port C0 to C3	(1) Output open drain	High-level	The same as PA0 to
			The PC0 to PC3 pin functions are	(2) Built-in pull-up resistor	output	PA3.
			identical to those of the PA0 to 3 pins.*  • High or low can be specified as the	(3) High-level output at reset	Low-level     output	
PC0 to PC3	4	I/O	output at reset as an option.	(4) Low-level output at reset	(Depending on	
. 00			Note: These pins do not have a	<ul> <li>Options (1) and (2) can be specified in bit units.</li> </ul>	the option specified.)	
			standby control function.	Option (3) and (4) are specified in 4-bit units.	,	
			I/O port D0 to D3	The same as PC0 to PC3.	The same as	The same as PA0 to
PD0 to PD3	4	I/O	The PD0 to PD3 pin functions and options are identical to those of the PC0 to PC3 pins.		PC0 to PC3.	PA3.


#### Continued from preceding page.

Pin	Pin no.	I/O	Function	Options	State at reset	Handling when unused
			I/O port E0 to E1	(1) Output open drain	High-level output	The same as PA0 to
			Input in 4-bit units using the IP	(2) Built-in pull-up resistor	(i.e., the output n-channel	PA3.
			instruction	Options (1) and (2) can be	transistor will be	
			Output in 4-bit units using the OP instruction	specified in bit units. (3) Normal port PE1	off.)	
			Port bits can be set or cleared in bit	(4) Watchdog timer reset WDR		
			units using the SPB and RPB instructions.	(5) (3) or (4) can be specified.		
PE0 to PE1	2	I/O	Port bits can be tested in bit units using			
/WDR			the BP and BNP instructions.			
			The PE0 pin also has a continuous pulse (64-Tcyc) output function.			
			The PE1 pin can be set to function as			
			the WDR watchdog timer reset pin as			
			an option.			
			I/O port F0 to F3	The same as PA0 to PA3.	The same as	The same as PA0 to
			This port has the same functions and		PA0 to PA3.	PA3.
			options as PE0 to PE1. *  • The pins PF0 to PF3 are also used as		The serial port function is	
			the serial interface and the INT pin.		disabled.	
PF0/SI		1/0	The function used can be selected		The interrupt source is INT.	
PF1/SO			under program control.  SISerial input port			
PF2/SCK	4		SOSerial output port			
PF3/INT			SCKSerial clock input or output			
			INTInterrupt request input			
			Serial I/O can be switched between 4-			
			bit and 8-bit operation under program control.			
			Note: This port does not provide a			
			continuous pulse output function.	Ti Baar Baa		TI DAG
			I/O port G0 to G3  This port has the same functions and	The same as PA0 to PA3.	The same as PA0 to PA3.	The same as PA0 to PA3.
PG0 to PG3	4	I/O	options as PE0 to PE1. *			
PG3			Note: This port does not provide a continuous pulse output function.			
NC	2		NC pin. This pin must be connected to V <sub>SS</sub> in the EP and OTP versions.		_	Connect to V <sub>SS</sub> .
			System reset input			
			Connect an external capacitor for the			
RES	1	Input	<ul><li>power up reset.</li><li>A low level must be applied for at least</li></ul>	_	_	_
			four clock cycles for the reset startup			
			sequence to operate correctly.			Must be connected to
TEST	1	Input	LSI test pin  Must be connected to V <sub>SS</sub> .	_	_	V <sub>SS</sub> .
			must be connected to VSS.			

#### **Oscillator Circuit Options**

Option	Circuit	Conditions and notes
External clock	OSC 1	The OSC2 pin must be left open.
Ceramic oscillator	Ceramic oscillator osc2	

#### **Divider Options**



Caution: The oscillator and divider options are summarized in the following tables. The information presented in those tables is crucial when using these products.

# Divider Options for the LC651204N/1202N, LC651204F/1202F, and LC651204L/1202L LC651204N, LC651202N

Circuit type	Frequency	Divider option (cycle time)	V <sub>DD</sub> range	Notes		
	800 kHz	1/1 (5 µs)	3 to 5.5 V			
	1 MHz	1/1 (4µs)	3 to 5.5 V			
Ceramic oscillator	4 MHz	1/3 (3µs) 1/4 (4µs)	3 to 5.5 V 3 to 5.5 V	This frequency cannot be used with the 1/1 divider (i.e., no divider circuit) option.		
External clock generated by a two-terminal RC oscillator circuit	670 k to 1444 kHz 2000 k to 4330 kHz 2600 k to 4330 kHz	1/1 (6 to 2.77 μs) 1/3 (6 to 2.77 μs) 1/4 (6 to 3.70 μs)	3 to 5.5 V 3 to 5.5 V 3 to 5.5 V			
Use of an external clock with the ceramic oscillator option selected	3,1,1,7,1,7,1,1,1,1,1,1,1,1,1,1,1,1,1,1,					

## LC651204F, LC651202F

Circuit type	Frequency	Divider option (cycle time)	V <sub>DD</sub> range	Notes		
Ceramic oscillator	4 MHz	1/1 (1 µs)	3 to 5.5 V			
External clock generated by a two-terminal RC oscillator circuit	670 k to 4330 kHz	1/1 (6 to 0.92 μs)	3 to 5.5 V			
Use of an external clock with the ceramic oscillator circuit	Driving the circuit with an external clock is not possible. To use external clock drive, specify the two-terminal RC oscillator option.					

#### LC651204L LC651202L

Circuit type	Frequency	Divider option (cycle time)	V <sub>DD</sub> range	Notes	
	800 kHz	1/1 (5 µs)	2.5 to 5.5 V		
	1 MHz	1/1 (4µs)	2.5 to 5.5 V		
Ceramic oscillator	4 MHz	1/4 (4µs)	2.5 to 5.5 V	This frequency cannot be used with the 1/1, 1/3 divider (i.e., no divider circuit) option.	
External clock generated by a two-terminal RC oscillator circuit	670 k to 1040 kHz 2000 k to 3120 kHz 2600 k to 4160 kHz	1/1 (6 to 3.84 µs) 1/3 (6 to 3.84 µs) 1/4 (6 to 3.84 µs)	2.5 to 5.5 V 2.5 to 5.5 V 2.5 to 5.5 V		
Ise of an external clock with the eramic oscillator option selected Driving the circuit with an external clock is not possible. To use external clock drive, specify the two-terminal RC oscillator option.					


#### Port C and D Output State at Reset Options

The output levels at reset of the I/O ports C and D can be selected from the following two options, which are specified in 4-bit units.

Option	Conditions and notes
High-level output at reset	Ports C and D in 4-bit units
Low-level output at reset	Ports C and D in 4-bit units

## **Port Output Circuit Type Option**

The output circuit types of the I/O ports can be selected from the following two options in bit units.



#### **Watchdog Timer Reset Option**

Whether the PE1/WDR pin functions as the normal port PE1 or as the WDR watchdog timer reset pin can be selected as an option.

## LC651204N, 651202N

# Absolute Maximum Ratings at $Ta = 25^{\circ}C$ , $V_{SS} = 0~V$

Parameter	Symbol	Conditions	Applicable pins/notes	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max		V <sub>DD</sub>	-0.3 to +7.0	V
Output voltage	Vo		OSC2	Voltages up to any generated voltage are allowed.	V
la a control de la control de	V <sub>I</sub> (1)		OSC1 *1	-0.3 to V <sub>DD</sub> +0.3	V
Input voltage	V <sub>I</sub> (2)		TEST, RES	-0.3 to V <sub>DD</sub> +0.3	V
	V <sub>IO</sub> (1)	PC0 to 3, PD0 to 3, PE0, 1, PF0 to 3	OD specification ports	-0.3 to + 15	V
I/O voltage	V <sub>IO</sub> (2)	PC0 to 3, PD0 to 3, PE0, 1, PF0 to 3	PU specification ports	-0.3 to V <sub>DD</sub> +0.3	V
	V <sub>IO</sub> (3)	PA0 to 3, PG0 to 3		-0.3 to V <sub>DD</sub> +0.3	V
Peak output current	I <sub>OP</sub>		I/O ports	-2 to +20	mA
Peak output current I <sub>OP</sub> I/O  I <sub>OA</sub> Average value per pin over a 100-ms period I/O  Total current for pine PCO to 3, PDO to 3, and PO	I/O ports	-2 to +20	mA		
Average output current	Σ I <sub>OA</sub> (1)	Total current for pins PC0 to 3, PD0 to 3, and PE0 to 1*2	PC0 to PC3 PD0 to PD3 PE0 to PE1	-0.3 to +7.0  Voltages up to any generated voltage are allowed.  -0.3 to V <sub>DD</sub> +0.3  -0.3 to V <sub>DD</sub> +0.3  -0.3 to + 15  -0.3 to V <sub>DD</sub> +0.3  -0.3 to V <sub>DD</sub> +0.3  -0.5 to V <sub>DD</sub> +0.3  -0.5 to V <sub>DD</sub> +0.5	mA
	ΣI <sub>OA</sub> (2)	Total current for pins PF0 to 3, PG0 to 3, and PA0 to 3*2	PF0 to PF3 PG0 to PG3 PA0 to PA3	-15 to +100	mA
Allowable power	Pd max (1)	Ta = -40 to +85°C (DIP package)		250	mW
dissipation	Pd max (2)	Ta = -40 to +85°C (MFP package)		150	mW
Operating temperature	Topr			-40 to +85	°C
Storage temperature	Tstg			-55 to +125	°C

# Allowable Operating Ranges at Ta = -40 to $85^{\circ}C$ , $V_{SS} = 0$ V, $V_{DD} = 3.0$ to 5.5 V (unless otherwise specified)

Parameter	Symbol	Conditions	Applicable pine/peter		R	atings	
Farameter	Symbol	Conditions	Applicable pins/notes	min	typ	satings max	Unit
Operating power-supply voltage	V <sub>DD</sub>		V <sub>DD</sub>	3.0		5.5	٧
Standby power-supply voltage	V <sub>ST</sub>	RAM and register values retained *3	V <sub>DD</sub>	1.8		5.5	V
	V <sub>IH</sub> (1)	Output n-channel transistors off	OD specification ports C, D, E, and F	0.7 V <sub>DD</sub>		13.5	V
	V <sub>IH</sub> (2)	Output n-channel transistors off	PU specification ports C, D, E, and F	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH</sub> (3)	Output n-channel transistors off	Port A, G	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
Input high-level voltage	V <sub>IH</sub> (4)	Output n-channel transistors off	The INT, SCK, and SI pins with OD specifications	0.8 V <sub>DD</sub>		13.5	V
	V <sub>IH</sub> (5)	Output n-channel transistors off	The INT, SCK, and SI pins with PU specifications	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH</sub> (6)	V <sub>DD</sub> = 1.8 to 5.5 V	RES	0.8 V <sub>DD</sub>		$V_{DD}$	V
	V <sub>IH</sub> (7)	External clock specifications	OSC1	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V

#### Continued from preceding page.

Parameter	Symbol	Conditions		Applicable pins/notes		Rat	ings	
Parameter	Symbol	Conditions		Applicable pins/hotes	min	typ	max	Unit
	V <sub>IL</sub> (1)	Output n-channel transistor off	V <sub>DD</sub> = 4 to 5.5 V	Port	V <sub>SS</sub>		0.2V <sub>DD</sub>	V
	V <sub>IL</sub> (2)	Output n-channel transistor off	V <sub>DD</sub> = 3 to 5.5 V	Port	V <sub>SS</sub>		0.2V <sub>DD</sub>	V
	V <sub>IL</sub> (3)	Output n-channel transistor off	V <sub>DD</sub> = 4 to 5.5 V	ĪNT, SCk, SI	$V_{SS}$		0.2V <sub>DD</sub>	V
	V <sub>IL</sub> (4)	Output n-channel transistor off	$V_{DD} = 3 \text{ to } 5.5 \text{ V}$	ĪNT, SCk, SI	$V_{SS}$		0.2V <sub>DD</sub>	V
Input low-level voltage	V <sub>IL</sub> (5)	External clock specifications	V <sub>DD</sub> = 4 to 5.5 V	OSC1	$V_{SS}$		0.2V <sub>DD</sub>	V
	V <sub>IL</sub> (6)	External clock specifications	$V_{DD} = 3 \text{ to } 5.5 \text{ V}$	OSC1	$V_{SS}$		0.2V <sub>DD</sub>	V
	V <sub>IL</sub> (7)		V <sub>DD</sub> = 4 to 5.5 V	TEST	$V_{SS}$		0.2V <sub>DD</sub>	V
	V <sub>IL</sub> (8)		$V_{DD} = 3 \text{ to } 5.5 \text{ V}$	TEST	$V_{SS}$		0.2V <sub>DD</sub>	V
	V <sub>IL</sub> (9)		V <sub>DD</sub> = 4 to 5.5 V	RES	$V_{SS}$		0.2V <sub>DD</sub>	V
	V <sub>IL</sub> (10)		$V_{DD} = 3 \text{ to } 5.5 \text{ V}$	RES	$V_{SS}$		0.2V <sub>DD</sub>	V
Operating frequency (cycle time)	fop (Tcyc)	Frequencies up to 4.33 MHz are supported if the divide-by-three or divide-by-four divider circuit option is used.	V <sub>DD</sub> = 3 to 5.5 V		670 (6)		1444 (2.77)	kHz (µs)
External clock conditions Frequency	text	Figure 1. The divide-by-three	V <sub>DD</sub> = 3 to 5.5 V	OSC1	670		4330	kHz
Pulse width	textH, textL	or divide-by-four divider circuit option must be used if the	V <sub>DD</sub> = 3 to 5.5 V	OSC1	69			ns
Rise and fall times	textR, textF	clock frequency exceeds	V <sub>DD</sub> = 3 to 5.5 V	OSC1			50	ns
Guaranteed oscillator constants Ceramic oscillator		Figure 2				See Table 1.		

# Electrical Characteristics at Ta = -40 to +85 $^{\circ}C,\,V_{SS}$ = 0 V, $V_{DD}$ = 3.0 to 5.5 V (unless otherwise specified)

Parameter	Symbol	Conditions	Applicable pins/notes		Rat	ings	
raiametei	Symbol	Conditions	Applicable plils/flotes	min	typ	max	Unit
	I <sub>IH</sub> (1)	Output n-channel transistor off (Includes the n-channel transistor off leakage current.) V <sub>IN</sub> = 13.5 V	Ports C, D, E, and F with open-drain specifications			5.0	μΑ
Input high-level current	I <sub>IH</sub> (2)	Output n-channel transistor off (Includes the n-channel transistor off leakage current.) $V_{\text{IN}} = V_{\text{DD}}$	Ports A and G with open-drain specifications			1.0	μΑ
	I <sub>IH</sub> (3)	External clock mode, V <sub>IN</sub> = V <sub>DD</sub>	OSC1			1.0	μΑ
	I <sub>IL</sub> (1)	Output n-channel transistor off V <sub>IN</sub> = V <sub>SS</sub>	Ports with open-drain specifications	-1.0			μA
Input low-level current	I <sub>IL</sub> (2)	Output n-channel transistor off V <sub>IN</sub> = V <sub>SS</sub>	Ports with pull-up resistor specifications	-1.3	-0.35		mA
	I <sub>IL</sub> (3)	$V_{IN} = V_{SS}$	RES	-45	-10		μΑ
	I <sub>IL</sub> (4)	External clock mode, V <sub>IN</sub> = V <sub>SS</sub>	OSC1	-1.0			μA
0	V <sub>OH</sub> (1)	I <sub>OH</sub> = -50 μA V <sub>DD</sub> = 4.0 to 5.5 V	Ports with pull-up resistor specifications	V <sub>DD</sub> -1.2			V
Output high-level voltage	V <sub>OH</sub> (2)	$I_{OH} = -10 \mu A$ $V_{DD} = 3.0 \text{ to } 5.5 \text{ V}$	Ports with pull-up resistor specifications	V <sub>DD</sub> -0.5			V
	V <sub>OL</sub> (1)	I <sub>OL</sub> = 10 mA, V <sub>DD</sub> = 4.0 to 5.5 V	Port			1.5	V
Output low-level voltage	V <sub>OL</sub> (2)	$I_{OL}$ = 1 mA, with the $I_{OL}$ for all ports no more than 1 mA. $V_{DD}$ = 3.0 to 5.5 V	Port			0.5	٧
্র্ণ্র Hysteresis voltage	V <sub>HIS</sub>				0.1 V <sub>DD</sub>		V
Hysteresis voltage High-level threshold voltage Low-level threshold voltage voltage	V <sub>tH</sub>		RES, INT, SCK, and SI OSC1 with	0.4 V <sub>DD</sub>		0.8 V <sub>DD</sub>	V
Low-level threshold voltage	V <sub>tL</sub>		Schmitt specifications *4	0.2 V <sub>DD</sub>		0.6 V <sub>DD</sub>	V
Current drain	I <sub>DDOP</sub> (1)	Operating, output n-channel transistors off, Ports = V <sub>DD</sub> Figure 2, 4 MHz, divide-by-three circuit	V <sub>DD</sub>		1.5	5	mA
Ceramic oscillator	I <sub>DDOP</sub> (2)	Figure 2, 4 MHz, divide-by-four circuit	V <sub>DD</sub>		1.5	4	mA
	I <sub>DDOP</sub> (3)	Figure 2, 800 kHz	V <sub>DD</sub>		1.5	4	mA
External clock	I <sub>DDOP</sub> (4)	670 to 1444 kHz, no divider circuit 2000 to 4330 kHz, divide-by-three circuit 2600 to 4330 kHz, divide-by-four circuit	V <sub>DD</sub>		1.5	5	mA
Standby mode	I <sub>DDst</sub>	Output n-channel transistor off, $V_{DD} = 5.5 \text{ V}$ Ports = $V_{DD}$ , $V_{DD} = 3 \text{ V}$	V <sub>DD</sub> V <sub>DD</sub>		0.05 0.025	10 5	μA μA

#### Continued from preceding page.


Parameter	Symbol	Conditions	Applicable pins/notes		Rat	ings	
Farameter	Symbol	Conditions	Applicable pilis/flotes	min	typ	max	Unit
Oscillator characteristics							
Ceramic oscillator Oscillator frequency	f <sub>CFOSC</sub> *5	Figure 2, fo = 800 kHz Figure 2, fo = 1 MHz Figure 2, fo = 4 MHz, divide-by-three or divide-by-four circuit	OSC1, OSC2 OSC1, OSC2 OSC1, OSC2	768 960 3840	800 1000 4000	832 1040 4160	kHz kHz kHz
Oscillator stabilization time	t <sub>CFS</sub>	Figure 3, fo = 800 kHz, 1 MHz, 4 MHz Divide-by-three or divide-by-four circuit				5	ms
Pull-up resistors I/O ports	R <sub>PP</sub>	Output n-channel transistor off $V_{in} = V_{SS}, V_{DD} = 5 V$	Ports with pull-up resistor specifications	8	14	30	kΩ
RES	Ru	$V_{in} = V_{SS}, V_{DD} = 5 V$	RES	100	250	400	kΩ
External reset characteristics  Reset time	t <sub>RST</sub>				See Figure 4.		
Pin capacitance	Ср				10		pF
Serial clock Input clock cycle time	t <sub>CKCY</sub> (1)	Figure 5	SCK	3.0			μs
Output clock cycle time	t <sub>CKCY</sub> (2)	Figure 5	SCK		64×T <sub>CYC</sub> *6		μs
Input clock low-level pulse width	t <sub>CKL</sub> (1)	Figure 5	SCK	1.0			μs
Output clock low-level pulse width	t <sub>CKL</sub> (2)	Figure 5	SCK		32×T <sub>CYC</sub>		μs
Input clock high-level pulse width	t <sub>CKH</sub> (1)	Figure 5	SCK	1.0			μs
Output clock high-level pulse width	t <sub>CKH</sub> (2)	Figure 5	SCK		32×T <sub>CYC</sub>		μs

Continued from preceding page.

Parameter		Symbol	Conditions		Applicable pins/notes	Ratings				
		Symbol	Conditions	V <sub>DD</sub> (v)	Applicable pills/flotes	min	typ	max	Unit	
Serial in Data set		<sup>t</sup> ICK	Stipulated with respect to the rising edge of SCK.		SI	0.4			μs	
Data ho	ld time	t <sub>CKI</sub>	Figure 5		SI	0.4			μs	
Serial or	utput delay time	<sup>t</sup> cĸo	Stipulated with respect to the falling edge of SCK. For n-channel open-drain outputs only: External resistance: 1 k $\Omega$ , external capacitance: 50 pF Figure 5	SO				0.6	μs	
Pulse output Period		t <sub>PCY</sub>	Figure 6		PE0		64 × T <sub>CYC</sub>		μs	
High-level pulse width	t <sub>PH</sub>	Tcyc = 4 x the system clock period For n-channel open-drain outputs only: External resistance: 1 kΩ, external		PE0		32 × T <sub>CYC</sub> ±10%		μs		
Low-level pulse width		t <sub>PL</sub>	capacitance: 50 pF		PE0		32 × T <sub>CYC</sub> ±10%		μs	
		C <sub>W</sub>	When PE1 has open-drain output specifications		WDR		0.1±5%		μF	
	ranteed tants *7	R <sub>W</sub>	When PE1 has open-drain output specifications		WDR		680±1%		kΩ	
		R <sub>I</sub>	When PE1 has open-drain output specifications	3 to 5.5	WDR		100±1%		Ω	
E Clear	r time (discharge)	t <sub>WCT</sub>	See Figure 7.	1	WDR	100			μs	
Clea	r period (charge)	twccy	See Figure 7.		WDR	29			ms	
Watchdog time Clear		C <sub>W</sub>	When PE1 has open-drain output specifications		WDR		0.047±5%		μF	
Guar	ranteed tants *7	R <sub>W</sub>	When PE1 has open-drain output specifications	]	WDR		680±1%		kΩ	
	Constants	R <sub>I</sub>	When PE1 has open-drain output specifications	4 to 5.5	WDR		100±1%		Ω	
Clear	r time (discharge)	t <sub>WCT</sub>	See Figure 7.	_	WDR	40			μs	
Clea	r period (charge)	t <sub>WCCY</sub>	See Figure 7.		WDR	15			ms	

Note: 1. When driven internally using the oscillator circuit shown in Figure 3 with guaranteed constants, values up to the amplitude of the generated oscillation are allowed.

- 2. The average over a 100-ms period
- 3. The operating power-supply voltage VDD must be maintained from the point where a HALT instruction is executed until the point where the device has fully entered the standby state. Also, applications must be designed so that no chattering (e.g. switch bounce) occurs on the PA3 pin during a HALT instruction execution cycle.
- 4. When external clock is selected as the oscillator option, the OSC1 pin has Schmitt characteristics.
- 5. The values shown for fCFOSC are the frequencies for which oscillation is possible. The center frequency when a ceramic oscillator is used may differ by about 1% from the nominal value listed by the manufacturer of the ceramic oscillator element. See the specifications of the ceramic oscillator element for details.
- 6. Tcyc =  $4 \times$  the system clock period
- 7. If this device is used in an environment subject to condensation, extra care is required concerning leakage between PE1 and adjacent pins and leakage associated with external capacitors.






Figure 1 External Clock Input Waveform




Figure 2 Ceramic Oscillator Circuit




Figure 3 Oscillator Stabilization Period

**Table 1: Guaranteed Ceramic Oscillator Constants** 

4 MHz (Murata Mfg. Co., Ltd.)	C1	33 pF ± 10%
CSA4.00MG	C2	33 pF ± 10%
CST4.00MGW (built-in capacitor version)	R	0 Ω
4 MHz (Kyocera Corporation)	C1	33 pF ± 10%
KBR4.0MSA	C2	33 pF ± 10%
KBR4.0MKS (built-in capacitor version)	R	0 Ω
	C1	100 pF ± 10%
1 MHz (Murata Mfg. Co., Ltd.) CSB1000J	C2	100 pF ± 10%
00010000	R	2.2 kΩ
	C1	100 pF ± 10%
1 MHz (Kyocera Corporation) KBR1000F	C2	100 pF ± 10%
REPORT	R	0 Ω
	C1	100 pF ± 10%
800 kHz (Murata Mfg. Co., Ltd.) CSB800J	C2	100 pF ± 10%
CODOCCO	R	2.2 kΩ
	C1	220 pF ± 10%
800 kHz (Kyocera Corporation) KBR800F	C2	220 pF ± 10%
11313331	R	0 Ω




Figure 4 Reset Circuit

Note: When the power supply rise time is zero, the reset time with CRES = 0.1  $\mu$ F will be between 5 and 50 ms. If the power supply rise time is comparatively long, increase the value of CRES so that the reset time is over 5 ms.






Figure 5 Serial I/O Timing



With load conditions identical to those shown in Figure 5

Figure 6 Port PE0 Pulse Output Timing



 $t_{WCCY}\!\!:$  Charge time due to the external components  $C_W,\,R_W,$  and RI.  $t_{WCT}\!\!:$  Discharge time due to program processing

Figure 7 Watchdog Timer Waveform

## LC651204F, 651202F

# Absolute Maximum Ratings at $Ta = 25^{\circ}C$ , $V_{SS} = 0~V$

Parameter	Symbol	Conditions	Applicable pins/notes	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max		V <sub>DD</sub>	-0.3 to +7.0	V
Output voltage	V <sub>O</sub>		OSC2	Voltages up to any generated voltage are allowed.	V
1	V <sub>I</sub> (1)		OSC1 *1	-0.3 to V <sub>DD</sub> +0.3	V
Input voltage	V <sub>I</sub> (2)		TEST, RES	-0.3 to V <sub>DD</sub> +0.3	V
	V <sub>IO</sub> (1)	PC0 to 3, PD0 to 3, PE0, 1, PF0 to 3	OD specification ports	-0.3 to + 15	V
I/O voltage	V <sub>IO</sub> (2)	PC0 to 3, PD0 to 3, PE0, 1, PF0 to 3	PU specification ports	-0.3 to V <sub>DD</sub> +0.3	V
	V <sub>IO</sub> (3)	PA0 to 3, PG0 to 3		-0.3 to V <sub>DD</sub> +0.3	V
Peak output current	I <sub>OP</sub>		I/O ports	-2 to +20	mA
	I <sub>OA</sub>	Average value per pin over a 100-ms period	I/O ports	-2 to +20	mA
Average output current	Σ I <sub>OA</sub> (1)	Total current for pins PC0 to 3, PD0 to 3, and PE0 to 1 *2	PC0 to 3 PD0 to 3 PE0 to 1	-15 to +100	mA
	Σ I <sub>OA</sub> (2)	Total current for pins PF0 to 3, PG0 to 3, and PA0 to 3*2	PF0 to 3 PG0 to 3 PA0 to 3	-15 to +100	mA
Allowable power	Pd max (1)	Ta = -40 to +85°C (DIP package)		250	mW
dissipation	Pd max (2)	Ta = -40 to +85°C (MFP package)		150	mW
Operating temperature	Topr			-40 to +85	°C
Storage temperature	Tstg			-55 to +125	°C

# Allowable Operating Ranges at Ta = -40 to $+85^{\circ}C$ , $V_{SS} = 0$ V, $V_{DD} = 3.0$ to 5.5 V (unless otherwise specified)

Parameter	Cumhal	Conditions	Applicable pine/peter	Ratings				
Parameter	Symbol	Conditions	Applicable pins/notes	min	typ	max	Unit	
Operating power-supply voltage	V <sub>DD</sub>		V <sub>DD</sub>	3.0		5.5	V	
Standby power-supply voltage	V <sub>ST</sub>	RAM and register values retained *3	V <sub>DD</sub>	1.8		5.5	V	
	V <sub>IH</sub> (1)	Output n-channel transistors off	OD specification ports C, D, E, and F	0.7 V <sub>DD</sub>		13.5	V	
	V <sub>IH</sub> (2)	Output n-channel transistors off	PU specification ports C, D, E, and F	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH</sub> (3)	Output n-channel transistors off	Port A, G	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V	
Input high-level voltage	V <sub>IH</sub> (4)	Output n-channel transistors off	The INT, SCK, and SI pins with OD specifications	0.8 V <sub>DD</sub>		13.5	V	
	V <sub>IH</sub> (5)	Output n-channel transistors off	The INT, SCK, and SI pins with PU specifications	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH</sub> (6)	V <sub>DD</sub> = 1.8 to 5.5 V	RES	0.8 V <sub>DD</sub>		$V_{DD}$	V	
	V <sub>IH</sub> (7)	External clock specifications	OSC1	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IL</sub> (1)	Output n-channel transistors off	Port	V <sub>SS</sub>		0.2 V <sub>DD</sub>	V	
	V <sub>IL</sub> (2)	Output n-channel transistors off	ĪNT, SCK, SI	V <sub>SS</sub>		0.2 V <sub>DD</sub>	V	
Input low-level voltage	V <sub>IL</sub> (3)	External clock specifications	OSC1	V <sub>SS</sub>		0.2 V <sub>DD</sub>	V	
	V <sub>IL</sub> (4)		TEST	V <sub>SS</sub>		0.2 V <sub>DD</sub>	V	
	V <sub>IL</sub> (5)		RES	V <sub>SS</sub>		0.2 V <sub>DD</sub>	V	

Continued from preceding page.

Parameter	Symbol	Conditions	Applicable pins/notes	Ratings				
Farameter	Symbol	Conditions	Applicable pills/flotes	min	typ	max	Unit	
Operating frequency (cycle time)	fop (T cyc)			670 (6)		4330 (0.97)	kHz (µs)	
External clock conditions								
Frequency	text		OSC1	670		4330	kHz	
Pulse width	textH, textL	Figure 1	OSC1	69			ns	
Rise and fall times	textR, textF		OSC1			50	ns	
Guaranteed oscillator constants Ceramic oscillator		Figure 2		See table 1.				

# Electrical Characteristics at Ta = -40 to $+85^{\circ}C$ , $V_{SS} = 0$ V, $V_{DD} = 3.0$ to 5.5 V (unless otherwise specified)

Parameter	Symbol	Conditions		Applicable pins/notes		Rat	ings	
Faiametei	Symbol	Conditions		Applicable pilis/flotes	min	typ	max	Unit
	I <sub>IH</sub> (1)	Output n-channel transistor off (Includes the n-channel transistor V <sub>IN</sub> = 13.5 V	or off leakage current.)	Ports C, D, E, and F with open-drain specifications			5.0	μΑ
Input high-level current	I <sub>IH</sub> (2)	Output n-channel transistor off (Includes the n-channel transistor $V_{IN} = V_{DD}$	or off leakage current.)	Ports A and G with open-drain specifications			1.0	μΑ
	I <sub>IH</sub> (3)	External clock mode, V <sub>IN</sub> = V <sub>DD</sub>	ı	OSC1			1.0	μΑ
	I <sub>IL</sub> (1)	Output n-channel transistor off $V_{IN} = V_{SS}$		Ports with open-drain specifications	-1.0			μA
Input low-level current	I <sub>IL</sub> (2)	Output n-channel transistor off $V_{IN} = V_{SS}$		Ports with pull-up resistor specifications	-1.3	-0.35		mA
	I <sub>IL</sub> (3)	V <sub>IN</sub> = V <sub>SS</sub>		RES	-45	-10		μΑ
	I <sub>IL</sub> (4)	External clock mode, V <sub>IN</sub> = V <sub>SS</sub>		OSC1	-1.0			μΑ
	V <sub>OH</sub> (1)	I <sub>OH</sub> = -50 μA		Ports with pull-up resistor specifications	V <sub>DD</sub> -1.2			V
Output high-level voltage	V <sub>OH</sub> (2)	I <sub>OH</sub> = -10 μA		Ports with pull-up resistor specifications	V <sub>DD</sub> -0.5			V
	V <sub>OL</sub> (1)	I <sub>OL</sub> = 10 mA		Port			1.5	V
Output low-level voltage	V <sub>OL</sub> (2)	$I_{OL} = 1$ mA, with the $I_{OL}$ for all p 1 mA.	orts no more than	Port			0.5	V
ੁੱਛੇ Hysteresis voltage	V <sub>HIS</sub>					0.1 V <sub>DD</sub>		V
Hysteresis voltage High-level threshold voltage Low-level threshold voltage voltage	V <sub>tH</sub>			RES, INT, SCK, and SI OSC1 with	0.4 V <sub>DD</sub>		0.8 V <sub>DD</sub>	V
Low-level threshold voltage	V <sub>tL</sub>			Schmitt specifications *4	0.25V <sub>DD</sub>		0.6 V <sub>DD</sub>	V
Current drain Ceramic oscillator	I <sub>DDOP</sub> (1)	Figure 2, 4 MHz	O to 1444 kHz Operating, output n-channel transistors off,			2	6	mA
External clock	I <sub>DDOP</sub> (2)	Ports = V <sub>DD</sub>				2	6	mA
Standby mode	I <sub>DDst</sub>	Output n-channel transistor off,		V <sub>DD</sub>		0.05	10	μΑ
Claridby mode	st	Ports = V <sub>DD</sub>	V <sub>DD</sub> = 3 V	$V_{DD}$		0.025	5	μΑ

#### Continued from preceding page.

Parameter	Symbol	Conditions	Applicable pins/notes		Rat	ings	
	3,	Conditions	, pp.loadio pilo/110tos	min	typ	max	Unit
Oscillator characteristics							
Ceramic oscillator							
Oscillator frequency	fcFosc	Figure 2, fo = 4 MHz *5	OSC1, OSC2	3840	4000	4160	kHz
Oscillator stabilization time	t <sub>CFS</sub>	Figure 3, fo = 4 MHz				5	ms
Pull-up resistors		Output n-channel transistor off					
I/O ports	R <sub>PP</sub>	$V_{in} = V_{SS}, V_{DD} = 5 V$	Ports with pull-up resistor specifications	8	14	30	kΩ
RES	Ru	$V_{in} = V_{SS}, V_{DD} = 5 V$	RES	100	250	400	kΩ
External reset characteristics							
Reset time	t <sub>RST</sub>				See Figure 4.		
Pin capacitance	Ср				10		pF
Serial clock Input clock cycle time	t <sub>CKCY</sub> (1)	Figure 5	SCK	2.0			μs
Output clock cycle time	t <sub>CKCY</sub> (2)	Figure 5	SCK		64 × T <sub>CYC</sub> *6		μs
Input clock low-level pulse width	t <sub>CKL</sub> (1)	Figure 5	SCK	0.6			μs
Output clock low-level pulse width	t <sub>CKL</sub> (2)	Figure 5	SCK		32 × T <sub>CYC</sub>		μs
Input clock high-level pulse width	t <sub>CKH</sub> (1)	Figure 5	SCK	0.6			μs
Output clock high-level pulse width	t <sub>CKH</sub> (2)	Figure 5	SCK		32 × T <sub>CYC</sub>		μs
Serial input Data setup time	t <sub>ICK</sub>	Stipulated with respect to the rising edge of SCK.	SI	0.2			μs
Data hold time	t <sub>CKI</sub>	Figure 5	SI	0.2			μs
Serial output Output delay time	t <sub>CKO</sub>	Stipulated with respect to the falling edge of $\overline{SCK}$ . For n-channel open-drain outputs only. External resistance: 1 k $\Omega$ , external capacitance: 50 pF. Figure 5	SO			0.4	μs
Pulse output Period	t <sub>PCY</sub>	Figure 6	PE0		64 × T <sub>CYC</sub>		μs
High-level pulse width	t <sub>PH</sub>	Tcyc = $4 \times$ the system clock period For n-channel open-drain outputs only: External resistance: 1 k $\Omega$ , external capacitance: 50 pF	PE0		32 × T <sub>CYC</sub> ±10%		μs
Low-level pulse width	t <sub>PL</sub>		PE0		32 × T <sub>CYC</sub> ±10%		μs

Continued from preceding page.

	Parameter	Symbol	Conditions		Applicable pine/peter		Ratings				
	Farameter	Symbol	Conditions	V <sub>DD</sub> (v)	Applicable pins/notes	min	typ	max	Unit		
		C <sub>W</sub>	When PE1 has open-drain output specifications		WDR		0.01±5%		μF		
	Guaranteed constants *7	R <sub>W</sub>	When PE1 has open-drain output specifications	3 to 5.5	WDR		680±1%		kΩ		
		R <sub>I</sub>	When PE1 has open-drain output specifications		WDR		100±1%		Ω		
mer	Clear time (discharge)	t <sub>WCT</sub>	See Figure 7.		WDR	10			μs		
og ti	Clear period (charge)	twccy	See Figure 7.	]	WDR	3.0			ms		
Watchdog timer		C <sub>W</sub>	When PE1 has open-drain output specifications		WDR		0.01±5%		μF		
5	Guaranteed constants *7	R <sub>W</sub>	When PE1 has open-drain output specifications		WDR		680±1%		kΩ		
		R <sub>I</sub>	When PE1 has open-drain output specifications	4.5 to 5.5	WDR		100±1%		Ω		
	Clear time (discharge)	t <sub>WCT</sub>	See Figure 7.		WDR	10			μs		
	Clear period (charge)	t <sub>WCCY</sub>	See Figure 7.		WDR	3.3			ms		

Note: 1. When driven internally using the oscillator circuit shown in Figure 2 with guaranteed constants, values up to the amplitude of the generated oscillation are allowed.

- 2. The average over a 100-ms period
- 3. The operating power-supply voltage V<sub>DD</sub> must be maintained from the point where a HALT instruction is executed until the point where the device has fully entered the standby state. Also, applications must be designed so that no chattering (e.g. switch bounce) occurs on the PA3 pin during a HALT instruction execution cycle.
- 4. When external clock is selected as the oscillator option, the OSC1 pin has Schmitt characteristics.
- 5. The values shown for  $f_{CFOSC}$  are the frequencies for which oscillation is possible.
- 6. Tcyc =  $4 \times$  the system clock period
- 7. If this device is used in an environment subject to condensation, extra care is required concerning leakage between PE1 and adjacent pins and leakage associated with external capacitors.





Figure 1 External Clock Input Waveform



Operating V<sub>DD</sub> lower limit


OSC

Oscillator instability
period tCFS

Operating V<sub>DD</sub> lower limit

Figure 2 Ceramic Oscillator Circuit

Figure 3 Oscillator Stabilization Period






Figure 4 Reset Circuit

Note: When the power supply rise time is zero, the reset time with CRES = 0.1  $\mu$ F will be between 5 and 50 ms. If the power supply rise time is comparatively long, increase the value of CRES so that the reset time is over 5 ms.




Figure 5 Serial I/O Timing





Figure 6 Port PE0 Pulse Output Timing



 $t_{WCCY}\!\!:$  Charge time due to the external components  $C_W,\,R_W,$  and RI.  $t_{WCT}\!\!:$  Discharge time due to program processing

Figure 7 Watchdog Timer Waveform

## LC651204L, 651202L

# Absolute Maximum Ratings at $Ta = 25^{\circ}C$ , $V_{SS} = 0~V$

Parameter	Symbol	Conditions	Applicable pins/notes	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max		V <sub>DD</sub>	-0.3 to +7.0	V
Output voltage	V <sub>O</sub>		OSC2	Voltages up to any generated voltage are allowed.	V
la	V <sub>I</sub> (1)		OSC1*1	-0.3 to V <sub>DD</sub> +0.3	V
Input voltage	V <sub>I</sub> (2)		TEST, RES	-0.3 to V <sub>DD</sub> +0.3	V
	V <sub>IO</sub> (1)	PC0 to 3, PD0 to 3, PE0, 1, PF0 to 3	OD specification ports	-0.3 to + 15	V
I/O voltage	V <sub>IO</sub> (2)	PC0 to 3, PD0 to 3, PE0, 1, PF0 to 3	PU specification ports	-0.3 to V <sub>DD</sub> +0.3	V
	V <sub>IO</sub> (3)	PA0 to 3, PG0 to 3		-0.3 to V <sub>DD</sub> +0.3	V
Peak output current	I <sub>OP</sub>		I/O ports	-2 to +20	mA
	I <sub>OA</sub>	Average value per pin over a 100-ms period	I/O ports	-2 to +20	mA
Average output current	Σ I <sub>OA</sub> (1)	Total current for pins PC0 to 3, PD0 to 3, and PE0 to 1 *2	PC0 to 3 PD0 to 3 PE0 to 1	-15 to +100	mA
	Σ I <sub>OA</sub> (2)	Total current for pins PF0 to 3, PG0 to 3, and PA0 to 3 *2	PF0 to 3 PG0 to 3 PA0 to 3	-15 to +100	mA
Allowable power	Pd max (1)	Ta = -40 to +85°C (DIP package)		250	mW
dissipation	Pd max (2)	Ta = -40 to +85°C (MFP package)		150	mW
Operating temperature	Topr			-40 to +85	°C
Storage temperature	Tstg			-55 to +125	°C

# Allowable Operating Ranges at Ta = -40 to +85 $^{\circ}$ C, $V_{SS}$ = 0 V, $V_{DD}$ = 2.5 to 5.5 V (unless otherwise specified)

Parameter	Cumbal	Conditions	Applicable pine/peter	Ratings				
Parameter	Symbol	Conditions	Applicable pins/notes	min	typ	max	Unit	
Operating power-supply voltage	V <sub>DD</sub>		V <sub>DD</sub>	2.5		5.5	V	
Standby power-supply voltage	V <sub>ST</sub>	RAM and register values retained *3	V <sub>DD</sub>	1.8		5.5	V	
	V <sub>IH</sub> (1)	Output n-channel transistors off	OD specification ports C, D, E, and F			13.5	V	
	V <sub>IH</sub> (2)	Output n-channel transistors off	PU specification ports C, D, E, and F	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH</sub> (3)	Output n-channel transistors off	Port A, G	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V	
Input high-level voltage	V <sub>IH</sub> (4)	Output n-channel transistors off	The INT, SCK, and SI pins with OD specifications	0.8 V <sub>DD</sub>		13.5	V	
	V <sub>IH</sub> (5)	Output n-channel transistors off	The INT, SCK, and SI pins with PU specifications	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH</sub> (6)	V <sub>DD</sub> = 1.8 to 5.5 V	RES	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH</sub> (7)	External clock specifications	OSC1	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IL</sub> (1)	Output n-channel transistors off	Port	V <sub>SS</sub>		0.2 V <sub>DD</sub>	V	
	V <sub>IL</sub> (2)	Output n-channel transistors off	ĪNT, SCK, SI	V <sub>SS</sub>		0.15 V <sub>DD</sub>	V	
Input low-level voltage	V <sub>IL</sub> (3)	External clock specifications	OSC1	V <sub>SS</sub>		0.15 V <sub>DD</sub>	V	
	V <sub>IL</sub> (4)		TEST	V <sub>SS</sub>		0.2 V <sub>DD</sub>	V	
	V <sub>IL</sub> (5)		RES	V <sub>SS</sub>		0.15 V <sub>DD</sub>	V	

Continued from preceding page.

Parameter	Symbol	Conditions	Applicable pins/notes	Ratings						
Farameter	Symbol	Conditions	Applicable pilis/flotes	min	typ	max	Unit			
Operating frequency (cycle time)	fop (Tcyc)	Frequencies up to 4.16 MHz are supported if the divide-by-four divider circuit option is used.		670 (6)		1040 (3.84)	kHz (µs)			
External clock conditions Frequency Pulse width Rise and fall times	text	Figure 1. The divide-by- three or divide-by-four divider circuit option must be used if the clock frequency exceeds 1.040 MHz.	OSC1 OSC1 OSC1	670 150		4160 100	kHz ns ns			
Guaranteed oscillator constants Ceramic oscillator		Figure 2		S	ee table	1.				

# Electrical Characteristics at Ta = -40 to $+85^{\circ}C$ , $V_{SS} = 0$ V, $V_{DD} = 2.5$ to 5.5 V (unless otherwise specified)

Parameter	Symbol	Conditions	Applicable pine/peter	Ratings				
Farameter	Symbol	Conditions	Applicable pins/notes	min	typ	max	Unit	
	I <sub>IH</sub> (1)	Output n-channel transistor off (Includes the n-channel transistor off leakage current.) V <sub>IN</sub> = 13.5 V	Ports C, D, E, and F with open drain specifications			5.0	μΑ	
Input high-level current	I <sub>IH</sub> (2)	Output n-channel transistor off (Includes the n-channel transistor off leakage current.) $V_{IN} = V_{DD}$	Ports A and G with open drain specifications			1.0	μΑ	
	I <sub>IH</sub> (3)	External clock mode, V <sub>IN</sub> = V <sub>DD</sub>	OSC1			1.0	μΑ	
	I <sub>IL</sub> (1)	Output n-channel transistor off V <sub>IN</sub> = V <sub>SS</sub>	Ports with open drain specifications	-1.0			μΑ	
Input low-level current	I <sub>IL</sub> (2)	Output n-channel transistor off V <sub>IN</sub> = V <sub>SS</sub>	Ports with pull-up resistor specifications	-1.3	-0.35		mA	
	I <sub>IL</sub> (3)	$V_{IN} = V_{SS}$	RES	-45	-10		μΑ	
	I <sub>IL</sub> (4)	External clock mode, V <sub>IN</sub> = V <sub>SS</sub>	OSC1	-1.0			μΑ	
Output high-level voltage	V <sub>OH</sub> (1)	I <sub>OH</sub> = -10 μA	Ports with pull-up resistor specifications	V <sub>DD</sub> -0.5			V	
	V <sub>OL</sub> (1)	I <sub>OL</sub> = 3 mA	Port			1.5	V	
Output low-level voltage	V <sub>OL</sub> (2)	$I_{OL}$ = 1 mA, with the $I_{OL}$ for all ports no more than 1 mA.	Port			0.4	V	
্র্র Hysteresis voltage	V <sub>HIS</sub>				0.1 V <sub>DD</sub>		V	
Hysteresis voltage High-level threshold voltage Low-level threshold voltage voltage	V <sub>tH</sub>			0.4 V <sub>DD</sub>		0.8 V <sub>DD</sub>	V	
Low-level threshold voltage	V <sub>tL</sub>		Schmitt specifications *4	0.2 V <sub>DD</sub>		0.6 V <sub>DD</sub>	V	

#### Continued from preceding page.

Parameter	Symbol	Conditions		Applicable pins/notes	Ratings					
Parameter	Symbol	Conditions		Applicable pins/notes	min	typ	max	Unit		
Current drain  Ceramic oscillator	I <sub>DDOP</sub> (1)	Operating, output n-channel train Ports = V <sub>DD</sub> Figure 2, 4 MHz, divide-by-four		V <sub>DD</sub>		1.5	4	mA		
	I <sub>DDOP</sub> (2)	Figure 2, 4 MHz, divide-by-four	circuit V <sub>DD</sub> = 2.5 V	$V_{DD}$		0.5	1	mA		
	I <sub>DDOP</sub> (3)	Figure 2, 800 kHz		V <sub>DD</sub>		1.5	4.0	mA		
External clock	I <sub>DDOP</sub> (4)	670 to 1024 kHz, no divider circ 2000 to 3120 kHz, divide-by-thr 2600 to 4160 kHz, divide-by-fou	ee circuit	V <sub>DD</sub>		1.5	4	mA		
Ctandby made		Output n-channel transistor off,	V <sub>DD</sub> = 5.5 V	$V_{DD}$		0.05	10	μA		
Standby mode	I <sub>DDst</sub>	Ports = V <sub>DD</sub>	V <sub>DD</sub> = 2.5 V	$V_{DD}$		0.020	4	μΑ		
Oscillator characteristics								l		
Ceramic oscillator								l		
Oscillator frequency	f <sub>CFOSC</sub> *5	Figure 2, fo = 800 kHz Figure 2, fo = 1 MHz Figure 2, fo = 4 MHz, divide-by-	four circuit	OSC1, OSC2 OSC1, OSC2 OSC1, OSC2	768 960 3840	800 1000 4000	832 1040 4160	kHz kHz kHz		
Oscillator stabilization time	t <sub>CFS</sub>	Figure 3, fo = 800 kHz, 1 MHz, 4 MHz, divide-by-four circuit					5	ms		
Pull-up resistors I/O ports	R <sub>PP</sub>	Output n-channel transistor off $V_{in} = V_{SS}, V_{DD} = 5 \text{ V}$		Ports with pull-up resistor specifications	8	14	30	kΩ		
RES	Ru	$V_{in} = V_{SS}, V_{DD} = 5 V$		RES	100	250	400	kΩ		
External reset characteristics										
Reset time	t <sub>RST</sub>				See Figure 4.					
Pin capacitance	Ср	f = 1 MHz With all pins other than the pin b V <sub>IN</sub> = V <sub>SS</sub>	peing measured at			10		pF		

#### Continued from preceding page.

Parameter	Symbol	Conditions	Applicable pins/notes		Rati		
Farameter	Symbol	Conditions	Applicable pilis/flotes	min	typ	max	Unit
Serial clock Input clock cycle time	t <sub>CKCY</sub> (1)	Figure 5	SCK	6.0			μs
Output clock cycle time	t <sub>CKCY</sub> (2)	Figure 5	SCK		64 × T <sub>CYC</sub> *6		μs
Input clock low-level pulse width	t <sub>CKL</sub> (1)	Figure 5	SCK	2.0			μs
Output clock low-level pulse width	t <sub>CKL</sub> (2)	Figure 5	SCK		32 × T <sub>CYC</sub>		μs
Input clock high-level pulse width	t <sub>CKH</sub> (1)	Figure 5	SCK	2.0			μs
Output clock high-level pulse width	t <sub>CKH</sub> (2)	Figure 5	SCK		32 × T <sub>CYC</sub>		μs
Serial input  Data setup time	t <sub>ICK</sub>	Stipulated with respect to the rising edge of \$\overline{SCK}\$.	SI	0.5			μs
Data hold time	t <sub>CKI</sub>	Figure 5	SI	0.5			μs
Serial output Output delay time	t <sub>CKO</sub>	Stipulated with respect to the falling edge of $\overline{SCK}$ . For n-channel open-drain outputs only: External resistance: 1 k $\Omega$ , external capacitance: 50 pF. Figure 5	SO			1.0	μs
Pulse output period	t <sub>PCY</sub>	Figure 6	PE0		64 × T <sub>CYC</sub>		μs
High-level pulse width	t <sub>PH</sub>	Tcyc = $4 \times$ the system clock period For n-channel open-drain outputs only: External resistance: $1 \text{ k}\Omega$ , external capacitance: 50 pF	PE0		32 × T <sub>CYC</sub> ±10%		μs
Low-level pulse width	t <sub>PL</sub>		PE0		32 × T <sub>CYC</sub> ±10%		μs

Continued from preceding page.

	Parameter	Cumbal	Conditions		Applicable pine/peter		Rati	Ratings		
	Parameter	Symbol	Conditions	V <sub>DD</sub> (v)	Applicable pins/notes	min	typ	max	Unit	
		C <sub>W</sub>	When PE1 has open-drain output specifications		WDR		0.1±5%		μF	
	Guaranteed constants *7	R <sub>W</sub>	When PE1 has open-drain output specifications	2.5 to 5.5	WDR		680±1%		kΩ	
		R <sub>I</sub>	When PE1 has open-drain output specifications	2.0 to 0.0	WDR		100±1%		Ω	
timer	Clear time (discharge)	t <sub>WCT</sub>	See Figure 7.	]	WDR	100			μs	
	Clear period (charge)	twccy	See Figure 7.		WDR	26			ms	
Watchdog		C <sub>W</sub>	When PE1 has open-drain output specifications		WDR		0.047±5%		μF	
>	Guaranteed constants *7	R <sub>W</sub>	When PE1 has open-drain output specifications		WDR		680±1%		kΩ	
		R <sub>I</sub>	When PE1 has open-drain output specifications	2.5 to 5.5	WDR		100±1%		Ω	
	Clear time (discharge)	t <sub>WCT</sub>	See Figure 7.	1	WDR	40			μs	
	Clear period (charge)	t <sub>WCCY</sub>	See Figure 7.	1	WDR	12			ms	

Note: 1. When driven internally using the oscillator circuit shown in Figure 2 with guaranteed constants, values up to the amplitude of the generated oscillation are allowed.

- 2. The average over a 100-ms period
- 3. The operating power-supply voltage V<sub>DD</sub> must be maintained from the point where a HALT instruction is executed until the point where the device has fully entered the standby state. Also, applications must be designed so that no chattering (e.g. switch bounce) occurs on the PA3 pin during a HALT instruction execution cycle.
- 4. When external clock is selected as the oscillator option, the OSC1 pin has Schmitt characteristics.
- 5. The values shown for  $f_{CFOSC}$  are the frequencies for which oscillation is possible.
- 6.  $T_{cyc} = 4 \times \text{the system clock period}$
- 7. If this device is used in an environment subject to condensation, extra care is required concerning leakage between PE1 and adjacent pins and leakage associated with external capacitors.




Figure 1 External Clock Input Waveform




Figure 2 Ceramic Oscillator Circuit




Figure 3 Oscillator Stabilization Period

**Table 1: Guaranteed Ceramic Oscillator Constants** 

4 MHz (Murata Mfg. Co., Ltd.)	C1	33 pF ± 10%
CSA4.00MGU	C2	33 pF ± 10%
CST4.0MGWU (built-in capacitor version)	R	0 Ω
	C1	100 pF ± 10%
1 MHz (Murata Mfg. Co., Ltd.) CSB1000J	C2	100 pF ± 10%
C3B10003	R	2.2 kΩ
	C1	100 pF ± 10%
1 MHz (Kyocera Corporation) KBR1000F	C2	100 pF ± 10%
KBK10001	R	0 Ω
	C1	100 pF ± 10%
800 kHz (Murata Mfg. Co., Ltd.) CSB800J	C2	100 pF ± 10%
CSB6000	R	2.2 kΩ
	C1	220 pF ± 10%
800 kHz (Kyocera Corporation) KBR800F	C2	220 pF ± 10%
KDKOOO	R	0 Ω




Figure 4 Reset Circuit

Note: When the power supply rise time is zero, the reset time with CRES =  $0.1~\mu F$  will be between 5 and 50 ms.

If the power supply rise time is comparatively long, increase the value of CRES so that the reset time is over 5 ms.




Figure 5 Serial I/O Timing





Figure 6 Port PE0 Pulse Output Timing



 $t_{WCCY}\!\!:$  Charge time due to the external components  $C_W\!,\,R_W\!,$  and RI  $t_{WCT}\!\!:$  Discharge time due to program processing

Figure 7 Watchdog Timer Waveform

## LC651204/1202 Instruction Set (by function)

#### **Abbreviations**

Accumulator ZF : AC: Memory Zero flag

Memory addressed by DP I/O port specified by DPL ACt: Accumulator bit t M(DP): ( )[ ]: Indicates the contents of the item enclosed.

CF: P(DPL): Transfer and direction

Carry flag
Control register CTL: PC: Program counter Addition DP: Data pointer STACK: Stack pointer Subtraction ٨ E register TM: Timer Logical AND EXTF: External interrupt request flag TMF: Timer (internal) interrupt request flag Logical OR Flag bit n At, Ha, La: Working registers Logical exclusive OR Fn:

Instruction group	Mnemonic										Number of bytes	Number of cycles	Operation	Description	sta	dified atus ags	Notes
Instr			<u> </u>	D <sub>6</sub>	D <sub>5</sub>		<u> </u>			D <sub>0</sub>	=					.90	
Suo	CLA	Clear AC	1	1	0	0	0	0	0	0	1	1	AC ← 0	Clears AC.	ZF		*1
tructi	CIC	Clear CF	1	1	1	0	0	0	0	1	1	1	CF ← 0	Clears CF.		CF CF	
ins	STC	Set CF	1	1	1	1	0	0	0	1	-	1	CF ← 1	Sets CF.	75	CF	
atio	CMA	Complement AC	1	1	1	0	1	0	1	1	1	1	$AC \leftarrow (\overline{AC})$	Sets AC to the one's	ZF	05	
를	INC	Increment AC	0	0	0	0	1	1	1	0	1	1	AC ← (AC) + 1	Increments AC.	ZF	CF	
rma	DEC	Decrement AC	0	0	0	0	1	1	1	1	1	1	AC ← (AC) – 1	Decrements AC.	ZF	CF	
Accumulator manipulation instructions	RAL	Rotate AC left through CF	0	0	0	0	0	0	0	1	1	1	$\begin{array}{l} AC_0 \leftarrow (CF), \ AC_{n+1} \\ \leftarrow (AC_n), \ CF \leftarrow (AC_3) \end{array}$	Shifts AC together with CF left.	ZF	CF	
l go	TAE	Transfer AC to E	0	0	0	0	0	0	1	1	1	1	E ← (AC)	Moves the contents of AC to E.			
	XAE	Exchange AC with E	0	0	0	0	1	1	0	1	1	1	$(AC) \leftrightarrow (E)$	Exchanges the contents of AC and E.			
tion	INM	Increment M	0	0	1	0	1	1	1	0	1	1	$M(DP) \leftarrow [M(DP)] + 1$	Increments M(DP).	ZF	CF	
gndi	DEm	Decrement M	0	0	1	0	1	1	1	1	1	1	$M(DP) \leftarrow [M(DP)] - 1$	Decrements M(DP).	ZF	CF	
y mani structio	SmB bit	Set M data bit	0	0	0	0	1	0	B <sub>1</sub>	$B_0$	1	1	$M(DP, B_1 B_0) \leftarrow 1$	Sets the bit in M(DP) specified by B1B0 to 1.			
Memory manipulation instructions	RMB bit	Reset M data bit	0	0	1	0	1	0	B <sub>1</sub>	B <sub>0</sub>	1	1	$M(DP, B_1 B_0) \leftarrow 0$	Clears the bit in M(DP) specified by B1B0 to 0.			
	AD	Add M to AC	0	1	1	0	0	0	0	0	1	1	$AC \leftarrow (AC) + [M(DP)]$	Adds the contents of AC and M(DP) as two's complement quantities and stores the result in AC.	ZF	CF	
	ADC	Add M to AC with CF	0	0	1	0	0	0	0	0	1	1		Adds the contents of AC, CF, and M(DP) as two's complement quantities and stores the result in AC.	2	CF	
	DAA	Decimal adjust AC in addition	1	1	1	0	0	1	1	0	1	1	AC ← (AC) + 10	Adds 6 to AC.	ZF ZF		
	DAS	Decimal adjust AC in subtraction	1	1	1	0	1	0	1	0	1	1	AC ← (AC) + 10	Adds 10 to AC.			
tions	EXL	Exclusive or M to AC	1	1	1	1	0	1	0	1	1	1	$AC \leftarrow (AC)  \forall  [M(DP)]$	Takes the logical exclusive OR of AC and M(DP) and stores the result in AC.	ZF		
instruc	AND	And M to AC	1	1	1	0	0	1	1	1	1	1	$AC \leftarrow (AC) \wedge [M(DP)]$	Takes the logical AND of AC and M(DP) and stores the result in AC.	ZF		
arisor	OR	Or M to AC	1	1	1	0	0	1	0	1	1	1	$AC \leftarrow (AC) \vee [M(DP)]$	Takes the logical OR of AC and M(DP) and stores the result in AC.	ZF		
Arithmetic and comparison instructions	СМ	Compare AC with M	1	1	1	1	1	0	1	1	1	1	[M(DP)] + (AC) + 1	Compares the contents of AC and M(DP) and sets or clears CF and ZF accordingly.   Magnitude relationship   CF   ZF   [M(DP)] > (AC)   0   0   [M(DP)] = (AC)   1   1   [M(DP)] < (AC)   1   0	ZF	CF	
	Cl data	Compare AC with immediate data	0 0	0 1	1 0	0 0	1 I <sub>3</sub>	1 I <sub>2</sub>	0 I <sub>1</sub>	0 I <sub>0</sub>	2	2	I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub> + (AC) + 1	$ \begin{array}{c c} \text{Compares the contents of AC} \\ \text{and the immediate data } \mathbf{l_3} \mathbf{l_2} \mathbf{l_3} \mathbf{l_3} \\ \text{and sets or clears CF and ZF} \\ \text{accordingly.} \\ \hline \text{Magnitude relationship} & \text{CF} & \text{ZF} \\ \hline \mathbf{l_3} \mathbf{l_2} \mathbf{l_1} \mathbf{l_0} \mathbf{c} (\mathbf{AC}) & 0 & 0 \\ \hline \mathbf{l_3} \mathbf{l_2} \mathbf{l_3} \mathbf{l_0} \mathbf{c} (\mathbf{AC}) & 1 & 1 \\ \hline \mathbf{l_3} \mathbf{l_2} \mathbf{l_3} \mathbf{l_0} \mathbf{c} (\mathbf{AC}) & 1 & 0 \\ \hline \end{array} $	ZF	CF	
	CLI data	Compare DP <sub>L</sub> with immediate data	0	0	1 0	0 1	1 I <sub>3</sub>	1 I <sub>2</sub>	0 I <sub>1</sub>	0 I <sub>0</sub>	2	2	$(DP_L) \vee I_3 I_2 I_1 I_0$	Compares the contents of DPL and the immediate data.	ZF		
	LI data	Load AC with immediate data	1	1	0	0	l <sub>3</sub>	$I_2$	$I_1$	$I_0$	1	1	$AC \leftarrow I_3 \; I_2 \; I_1 \; I_0$	Loads AC with the immediate data $I_3 I_2 I_1 I_0$ .	ZF		*1
	S	Store AC to M	0	0	0	0	0	0	1	0	1	1	$M(DP) \leftarrow (AC)$	Stores the contents of AC at M(DP).			
	L	Load AC from M	0	0	1	0	0	0	0	1	1	1	$AC \leftarrow [M(DP)]$	Loads the contents of M(DP) into AC.	ZF		
ctions	XM data	Exchange AC with M then modify DP <sub>H</sub> with immediate data	1	0	1	0	0	M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>	1	2	$ \begin{array}{c} (AC) \leftrightarrow [M(DP)] \\ DP_{H} \leftarrow (DP_{H})  \forall \\ 0   M_{2}  M_{1}  M_{0} \end{array} $	Exchanges the contents of AC and M(DP). Then, replaces the contents of DPH with (DP <sub>H</sub> ) $\div$ 0 M <sub>2</sub> M <sub>1</sub> M <sub>0</sub> .	ZF		ZF is set to indicate the result of the (DPH) $\div$ 0 $\rm M_2~M_1~M_0$ operation.
Load and store instructions	x	Exchange AC with M	1	0	1	0	0	0	0	0	1	2	$(AC) \leftrightarrow [M(DP)]$	Exchanges the contents of AC and M(DP).	ZF		ZF is set according to the contents of DPH at the point the instruction was executed.
oad anc	XI	Exchange AC with M then increment DP <sub>L</sub>	1	1	1	1	1	1	1	0	1	2	$ \begin{array}{c} (AC) \leftrightarrow [M(DP)] \\ DP_L \leftarrow (DP_L) + 1 \end{array} $	Exchanges the contents of AC and M(DP). Then, increments the contents of DP <sub>L</sub> .	ZF		ZF is set to indicate the result of the DP <sub>L</sub> +1 operation.
	XD	Exchange AC with M then Decrement DP <sub>L</sub>	1	1	1	1	1	1	1	1	1	2	$(AC) \leftrightarrow [M(DP)]$ $DP_L \leftarrow (DP_L) - 1$	Exchanges the contents of AC and M(DP). Then, Decrements the contents of DP <sub>L</sub> .	ZF		ZF is set to indicate the result of the DP <sub>L</sub> –1 operation.
	RTBI	Read table data from program ROM	0	1	1	0	0	0	1	1	1	2	$AC, E \leftrightarrow ROM$ (PCh, E, AC)	Loads into AC and E the ROM data stored at the location given by the lower 8 bits of the PC, E and AC.			ed on nevt nage

Continued from preceding page.

Instruction group	Mnemonic		Instructio	on code	Number of bytes	Number of cycles	Operation	Description	Modified status	Notes
Instruct			D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Numbe	Numbe			flags	
nctions	LDZ data	Load DP <sub>H</sub> with Zero and DP <sub>L</sub> with immediate data respectively	1 0 0 0	l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	1	1	$\begin{array}{l} DP_H \leftarrow 0 \\ DP_L \leftarrow I_3  I_2  I_1  I_0 \end{array}$	Loads 0 into DP <sub>H</sub> and the immediate data I3I2I1I0 into DP <sub>L</sub> .		
Data pointer manipulation instructions	LHI data	Load DPH with immediate data	0 1 0 0	l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	1	1	$DP_H \leftarrow I_3\;I_2\;I_1\;I_0$	Loads the immediate data I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub> into DP <sub>H</sub> .		
onlati	IND	Increment DP <sub>I</sub>	1 1 1 0	1 1 1 0	1	1	$DP_1 \leftarrow (DP_1) + 1$	Increments the contents of DP <sub>1</sub> .	ZF	
mani	DED	Decrement DP <sub>L</sub>	1 1 1 0	1 1 1 1	1	1	$DP_L \leftarrow (DP_L) - 1$	Decrements the contents of DP <sub>L</sub> .	ZF	
nter	TAL	Transfer AC to DP <sub>L</sub>	1 1 1 1	0 1 1 1	1	1	$DP_L \leftarrow (AC)$	Moves the contents of AC to $\mathrm{DP}_{\mathrm{L}}$ .		
a poi	TLA	Transfer DPL to AC	1 1 1 0	1 0 0 1	1	1	$AC \leftarrow (DP_L)$	Moves the contents of DPL to AC.	ZF	
Dat	XAH	Exchange AC with DPH	0 0 1 0	0 0 1 1	1	1	$(AC) \leftrightarrow (DP_H)$	Exchanges the contents of AC and DP <sub>H</sub> .		
Working register manipulation instructions	XAt XA0 XA1 XA2	Exchange AC with working register At	1 1 1 0 1 1 1 0 1 1 1 0	t1 t0 0 0 0 0 0 1 0 0 1 0 0 0	1 1 1	1 1 1	$(AC) \leftrightarrow (A0)$ $(AC) \leftrightarrow (A1)$ $(AC) \leftrightarrow (A2)$	Exchanges the contents of AC and the working register A0, A1, A2, or A3 specified by t1t0.		
anipula	XA3 XHa		1 1 1 0	1 1 0 0 a	1	1	(AC) ↔ (A3)	Exchanges the contents of DP <sub>H</sub>		
ter m	XH0	Exchange DPH with working	1 1 1 1	1 0 0 0	1	1	$(DP_H) \leftrightarrow (H0)$	and the working register H0 or H1		
egis	XH1	register Ha	1 1 1 1	1 1 0 0	1	1	$(DP_H) \leftrightarrow (H1)$	specified by a.		
king	XLa	Exchange DPH with working		а				Exchanges the contents of DP <sub>L</sub>		
Wor	XL0	register Ha	1 1 1 1	1 0 0 0	1	1	$(DP_L) \leftrightarrow (L0)$	and the working register L0 or L1		
	XL1		1 1 1 1	1 1 0 0	1	1	$(DP_L) \leftrightarrow (L1)$	specified by a.  Sets the flag specified by B <sub>3</sub> B <sub>2</sub>		
6	SFB flag	Set flag bit	0 1 0 1	B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	1	1	Fn ← 1	B <sub>1</sub> B <sub>0</sub> to 1.		
Memory manipulation instructions	RFB flag	Reset flag bit	0 0 0 1	B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	1	1	Fn ← 0	Clears the flag specified by ${\rm B_3}$ ${\rm B_2}$ ${\rm B_1}$ ${\rm B_0}$ to 0.	ZF	The flags are divided into four groups, F0 to F3, F4 to F7, F8 to F11, and F12 to F15. ZF is set or cleared according to the 4 bits included in the specified flags.
	JMP addr	Jumping in the current bank	0 1 1 0 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 P <sub>10</sub> P <sub>9</sub> P <sub>8</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$\begin{array}{c} PC \leftarrow P_{10} \ P_9 \ P_8 \ P_7 \ P_6 \\ P_5 \ P_4 \ P_3 \ P_2 \ P_1 \ P_0 \end{array}$	Jumps to the location specified by the immediate data P <sub>10</sub> P <sub>9</sub> P <sub>8</sub> P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> .		
instructions	JPEA	Jumping current page modified by E and AC	1 1 1 1	1 0 1 0	1	1	$PC_0$ to $_7 \leftarrow (E, AC)$	Jumps to the location given by replacing the lower 8 bits of the PC with E and AC.		
Jump and subroutine in	CZP addr	Call subroutine in the zero page	1 0 1 1	P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	1	1	$\begin{array}{l} STACK \leftarrow (PC) + 1 \\ PC_{10} \ to \ _6 \ , \ PC_1 \ to \ _0 \leftarrow 0 \\ PC_5 \ to \ _2 \leftarrow P_3 \ P_2 \ P_1 \ P_0 \end{array}$	Calls a subroutine on page 0.		
gnpı	CAL addr	Call subroutine	1 0 1 0	1 P <sub>10</sub> P <sub>9</sub> P <sub>8</sub>	2	2	STACK ← (PC) + 2	Calls a subroutine.		
gue	RT	Return from subroutine	0 1 1 0	0 0 1 0	1	1	PC ← (STACK) PC ← (STACK)	Returns from a subroutine.  Returns from an interrupt		
dwn	RTI	Return from interrupt routine	0 0 1 0	0 0 1 0	1	1	CF, ZF ← CSF, ZSF	handling routine.  Specifies a pseudo I/O port	ZF CF	Only walled for the
٦	BANK	Change bank	1 1 1 1	1 1 0 1	1	1		and changes the bank.		Only valid for the i m m e d i a t e l y following JMP, I/O, or branch instruction.
	BAt addr	Change bank	0 1 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$PC_7 \text{ to }_0 \leftarrow P_7 P_6 P_5 P_4  P_3 P_2 P_1 P_0 $ if ACt = 1	Branches to the location on the same page specified by $P_7$ to $P_0$ if the bit in AC specified by the immediate data t1t0 is 1.		The mnemonics are BA0 to BA3, reflecting the value of t.
	BNAt addr	Branch on no AC bit	0 0 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$PC_7 \text{ to }_0 \leftarrow P_7 P_6 P_5 P_4  P_3 P_2 P_1 P_0  \text{if ACt} = 0$	Branches to the location on the same page specified by $P_7$ to $P_0$ if the bit in AC specified by the immediate data t1t0 is 0.		The mnemonics are BNA0 to BNA3, reflecting the value of t.
ions	BMt addr	Branch on M bit	0 1 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 1 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$ \begin{array}{c} PC_7 \text{ to }_0 \leftarrow P_7 P_6 P_5 P_4 \\ P_3 P_2 P_1 P_0 \\ \text{if } [M(DP, t_1 t_0)] = 1 \end{array} $	Branches to the location on the same page specified by $P_7$ to $P_0$ if the bit in M(DP) specified by the immediate data $t_1$ $t_0$ is 1.		The mnemonics are BM0 to BM3, reflecting the value of t.
Branch instructions	BNMt addr	Branch on no M bit	0 0 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 1 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$PC_7 \text{ to }_0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0 \text{if } [M(DP, t_1 t_0)] = 0$	Branches to the location on the same page specified by $P_7$ to $P_0$ if the bit in M(DP) specified by the immediate data $t_1$ $t_0$ is 0.		The mnemonics are BNM0 to BNM3, reflecting the value of t.
Brar	BPt addr	Branch on Port bit	0 1 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$\begin{aligned} & PC_7 \text{ to } _0 \leftarrow P_7 P_6 P_5 P_4 \\ & P_3 P_2 P_1 P_0 \\ & \text{if } [P(DP_L, \ t_1 \ t_0)] = 1 \end{aligned}$	Branches to the location on the same page specified by $P_7$ to $P_0$ if the bit in port P(DPL) specified by the immediate data $t_1 \ t_0$ is 1.		The mnemonics are BP0 to BP3, reflecting the value of t.
	BNPt addr	Branch on no Port bit	0 0 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$\begin{aligned} & PC_7 \ to \ _0 \leftarrow P_7 \ P_6 \ P_5 \ P_4 \\ & & P_3 \ P_2 \ P_1 \ P_0 \\ & if \ [P(DP_L, \ t_1 \ t_0)] = 0 \end{aligned}$	Branches to the location on the same page specified by $P_7$ to $P_0$ if the bit in port P(DPL) specified by the immediate data $t_1$ $t_0$ is 0.		The mnemonics are BNP0 to BNP3, reflecting the value of t.
	BTM addr	Branch on timer	0 1 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 0 0 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$\begin{array}{c} {\sf PC_7to} \ _0 \leftarrow {\sf P_7P_6P_5P_4} \\ {\sf P_3P_2P_1P_0} \\ {\sf ifTMF} = 0 \\ {\sf thenTMF} \leftarrow 0 \end{array}$	Branches to the location on the same page specified by $P_7$ to $P_0$ if TMF is 1. Also clears TMF.	TMF	

Continued from preceding page.

Instruction group	Mnemonic		Instruction code							of bytes	Number of cycles	Operation	Description	Modified status	Notes
Instructi		Willomonic	D <sub>7</sub> D	6 D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub> I	$D_0$	Number	Number	Орогация	Besonption	flags	140.00
	BNTM addr	Branch on no timer	0 0 P <sub>7</sub> P	1 6 P <sub>5</sub>	1 P <sub>4</sub>			0 P <sub>1</sub> I	0	2	2	$\begin{aligned} PC_7 & \text{ to }_0 \leftarrow P_7  P_6  P_5  P_4 \\ & P_7  P_6  P_5  P_4 \\ & if  TMF = 0 \\ & then  TMF \leftarrow 0 \end{aligned}$	Branches to the location on the same page specified by $P_7$ to $P_0$ if TMF is 0. Also clears TMF.	TMF	
	BI addr	Branch on interrupt	0 1 P <sub>7</sub> P		1 P <sub>4</sub>			0 P <sub>1</sub> I	1 P <sub>0</sub>	2	2	$\begin{aligned} & PC_7 \ to \ _0 \leftarrow P_7 \ P_6 \ P_5 \ P_4 \\ & P_7 \ P_6 \ P_5 \ P_4 \\ & if \ EXTF = 1 \\ & then \ EXTF \leftarrow 0 \end{aligned}$	Branches to the location on the same page specified by $P_7$ to $P_0$ if EXTF is 1. Also clears EXTF.	EXTF	
	BNI addr	Branch on no interrupt	0 0 P <sub>7</sub> P		1 P <sub>4</sub>		1 P <sub>2</sub>		1 P <sub>0</sub>	2	2	$\begin{aligned} & PC_7 \text{ to } _0 \leftarrow P_7  P_6  P_5  P_4 \\ & P_7  P_6  P_5  P_4 \\ & \text{if EXTF} = 0 \\ & \text{then EXTF} \leftarrow 0 \end{aligned}$	Branches to the location on the same page specified by $P_7$ to $P_0$ if EXTF is 0. Also clears EXTF.	EXTF	
uctions	BC addr	Branch on CF	0 1 P <sub>7</sub> P		1 P <sub>4</sub>		1 P <sub>2</sub>		1 P <sub>0</sub>	2	2	$\begin{aligned} & \text{PC}_7 \text{ to } _0 \leftarrow \text{P}_7 \text{ P}_6 \text{ P}_5 \text{ P}_4 \\ & \text{P}_7 \text{ P}_6 \text{ P}_5 \text{ P}_4 \\ & \text{if EXTF} = 0 \end{aligned}$	Branches to the location on the same page specified by $P_7$ to $P_0$ if CF is 1.		
Branch instructions	BNC addr	Branch on no CF	0 0 P <sub>7</sub> P	1 6 P <sub>5</sub>	1 P <sub>4</sub>			1 P <sub>1</sub> I	1 P <sub>0</sub>	2	2	$\begin{array}{c} {\rm PC_7 \ to \ _0} \leftarrow {\rm P_7 \ P_6 \ P_5 \ P_4} \\ {\rm P_7 \ P_6 \ P_5 \ P_4} \\ {\rm if \ CF} = 0 \end{array}$	Branches to the location on the same page specified by $P_7$ to $P_0$ if CF is 0.		
Bra	BZ addr	Branch on ZF	0 1 P <sub>7</sub> P	1 6 P <sub>5</sub>	1 P <sub>4</sub>				0 P <sub>0</sub>	2	2	$\begin{array}{c} {\rm PC_7 \ to \ _0} \leftarrow {\rm P_7 \ P_6 \ P_5 \ P_4} \\ {\rm P_7 \ P_6 \ P_5 \ P_4} \\ {\rm if \ ZF = 1} \end{array}$	Branches to the location on the same page specified by $P_7$ to $P_0$ if ZF is 1.		
	BNZ addr	Branch on no ZF	0 0 P <sub>7</sub> P		1 P <sub>4</sub>			1 P <sub>1</sub> I	0 P <sub>0</sub>	2	2	$\begin{aligned} & \text{PC}_7 \text{ to } _0 \leftarrow \text{P}_7 \text{ P}_6 \text{ P}_5 \text{ P}_4 \\ & \text{P}_7 \text{ P}_6 \text{ P}_5 \text{ P}_4 \\ & \text{if ZF} = 0 \end{aligned}$	Branches to the location on the same page specified by $P_7$ to $P_0$ if ZF is 0.		
	BFn addr	Branch on flag bit	1 1 P <sub>7</sub> P	0 6 P <sub>5</sub>			n <sub>2</sub> P <sub>2</sub>	n <sub>1</sub> I	n <sub>o</sub> P <sub>o</sub>	2	2	$\begin{array}{c} {\rm PC_7to} \; _0 \leftarrow {\rm P_7P_6P_5P_4} \\ {\rm P_7P_6P_5P_4} \\ {\rm ifFn=1} \end{array}$	Branches to the location on the same page specified by $P_7$ to $P_0$ if the bit in the 16 flags specified by $n_3 n_2 n_1 n_0$ is 1.		The mnemonics are BF0 to BF15, reflecting the value of n.
	BNFn addr	Branch on no flag bit	1 0 P <sub>7</sub> P			n <sub>3</sub> P <sub>3</sub>		n <sub>1</sub> I	n <sub>0</sub>	2	2	$PC_7 \text{ to }_0 \leftarrow P_7 P_6 P_5 P_4 \\ P_7 P_6 P_5 P_4 \\ \text{if Fn} = 0$	Branches to the location on the same page specified by P <sub>7</sub> to P <sub>0</sub> if the bit in the 16 flags specified by n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> iis 0.		The mnemonics are BFN0 to BFN15, reflecting the value of n.
	IP	Input port to AC	0 0	0	0	1	1	0	0	1	1	$AC \leftarrow [P(DP_L)]$	Inputs the contents of port P(DP <sub>L</sub> ) to AC.	ZF	
SU	OP	Output port to AC	0 1	1	0	0	0	0	1	1	1	$P(DP_L, B1 B0) \leftarrow (AC)$	Outputs the contents of AC to port $P(DP_L)$ .		
I/O instructions	SPB bit	Set port bit	0 0	0	0	0	1	B <sub>1</sub> I	B <sub>0</sub>	1	2	P(DP <sub>L</sub> , B1 B0) ← 1	Sets to 1 the bit in port P(DP <sub>L</sub> ) specified by the immediate data B <sub>1</sub> B <sub>0</sub> .		Executing this instruction destroys the contents of the E register.
	RPB bit	Reset port bit	0 0	1	0	0	1	B <sub>1</sub> I	B <sub>0</sub>	1	2	P(DP <sub>L</sub> , B1 B0) ← 1	Clears to 0 the bit in port $P(DP_L)$ specified by the immediate data $B_1$ $B_0$ .	ZF	Executing this instruction destroys the contents of the E register.
	SCTL bit	Set control register bit (S)	0 0	1	0	1	1	0	0	2	2	$CTL \leftarrow (CTL) \lor \\ B_3 B_2 B_1 B_0$	Sets the bit (or bits) in the control register specified by B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> .		
Other instructions	RCTL bit	Reset control register bit (S)	0 0		0		1 B <sub>2</sub>		0 B <sub>0</sub>	2	2	$CTL \leftarrow (CTL) \lor \\ B_3 B_2 B_1 B_0$	Clears the bit (or bits) in the control register specified by B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> .	ZF	
instru	WTTM	Write timer	1 1	1	1	1	0	1	1	1	1	$TM \leftarrow (E), (AC)$ $TMF \leftarrow 0$	Loads the contents of E and AC into the timer. Also clears TMF.	TMF	
Other	HALT	Halt	1 1	1	1	0	1	1	0	1	1	Halt	Stops all operations.		This instruction is disabled only when all bits in port PA are 0.
	NOP	No operation	0 0	0	0	0	0	0	0	1	1	No operation	Consumes one machine cycle while performing no operation.		

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 1997. Specifications and information herein are subject to change without notice.