

Overview

The LC6543N/F/L, LC6546N/F/L belong to our single-chip 4-bit microcomputer LC6500 series fabicated using CMOS process technology and are suited for use in small-scale control-oriented applications. Their basic architecture and instruction set are the same. Application areas include audio equipment (tape deck, player, etc.), office equipment, communications equipment, car equipment, home appliances as well as circuits so far formed with the standard logic circuits and applications where the number of controls is small. The LC6543N/F/L, LC6546N/F/L have relation to the LC6543C/H, LC6546C/H. The C version can be replaced by N version, and the H version by F version (a part of the function is different). The L version is added as a low voltage version. The following show the careful difference of C and N version when you replace C version with N version.

			C version	N version
	Operatio	ng Temperature	-30°C to +70°C	-40°C to +85°C
	1-pin C	oscillation	exist	not exist
Constant	400kHz MURATA		C1=C2=330pF	C1=C2=220pF
			R=0Ω	R=2.2kΩ
õ	800kHz	MURATA	C1=C2=220pF	C1=C2=100pF
on			R=0Ω	R=2.2KΩ
llati		KYOCERA	C1=C2=220pF	C1=C2=100pF
			R=0Ω	
CF Oscillation	1MHz	MURATA	C1=C2=220pF	C1=C2=100PF
<u> </u>		1000	R=0Ω	R=2.2kΩ

2-pin CR fixed-frequency oscillator with small frequency tolerance.

* Other options shown in table on the left.

(Note) The suffix of recommend oscillation is changed C version and N version, but the characteristics are no change.

Features

1) CMOS technology for a low-power operation (with instruction-controlled standby function)

2) ROM/RAM

LC6543N/F/L ROM: 2K x 8bits, RAM: 128 x 4bits

LC6546N/F/L ROM: 1K x 8bits, RAM: 64 x 4bits

3) Instruction set : 80 instructions common to the LC6500 series

- Wide operationg voltage range form 2.2V to 6.0V (L version)
- 5) Instruction cycle time of 0.92µs (F version)

6) On-chip serial I/O port

Continued on next page.

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

Specifications and information herein are subject to change without notice.

SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

N0893JN A8-9833, 9835 B8-0329 No. 4364-1/49

Continued from preceding page.

7) Flexible I/O port

• Number of ports : 7 ports/25 pins max.

- All ports : Input/output common
 - Input/output voltage 15V max. (open drain type)

Output current 20mA max. (sink current) (LED direct drivable)

Option selectable for your intended system

A. Open drain output, pull-up resistor : Single-bit select for all ports

B. Output level at the reset mode : 4-bit select of H/L level for port C/D

8) Interrupt function

Vectored interrupt by timer overflow (instruction-testable)

Vectored interrupt by INT pin or completion of transmit/receive at serial I/O port (instruction-testable)

9) Stack level : 4 levels (common with interrupt)

- 10) Timer : 4-bit prescaler + 8-bit programmable timer
- 11) Clock oscillation option selectable for your intended system
 - Oscillator option : 2-pin RC oscillaion (N, L version)

2-pin ceramic resonator oscillation, 1-pin external clock input (N,F,L version)

• Predivider option : No predivider, 1/3 predivider, 1/4 predivider (N, L version)

12) Burst pulse (64 x cycle time) output function

Function Table

	Item	LC6543N/46N	LC6543F/46F	LC6543L/46L		
٢	ROM	2048 x 8 bits (43N)	2048 x 8 bits (43F)	2048 x 8 bits (43L)		
- Du		1024 x 8 bits (46N)	1024 x 8 bits (46F)	1024 x 8 bits (46L)		
Memory	RAM	128 x 4 bits (43N)	128 x 4 bits (43F)	128 x 4 bits (43L)		
-		64 x 4 bits (46N)	64 x 4 bits (46F)	64 x 4 bits (46L)		
Instruction	Instruction set	80	80	80		
<u>s</u>	Table read	With	With	With		
-	Interrupt	External 1, Internal 1	External 1, Internal 1	External 1, Internal 1		
- ja	Timer	4bit-prescaler + 8-bit timer	4bit-prescaler + 8-bit timer	4bit-prescaler + 8-bit timer		
On-chip function	Stack level	4	4	4		
š-	Standby function	Standby available	Standby available	Standby available		
~ I		by HALT instruction	by HALT instruction	by HALT instruction		
	Number of ports	1/O 25 max.	I/O 25 max.	1/O 25 max.		
ы	Serial port	4/8-bit I/O	4/8-bit I/O	4/8-bit 1/0		
d to	I/O voltage	15V max.	15V max.	15V max.		
Input/output port	Output current	10mA typ. 20mA max.	10mA typ. 20mA max.	10mA typ. 20mA max.		
utvo	1/O circuit configuration	Open drain (N channel) or pull-up resistor-provided output selectable bit by bit.				
ldu	Output level at reset mode	"H" or "L" level selectable por	"H" or "L" level selectable port by port (port C, D only)			
	Burst pulse output	Available	Avilable	Avilable		
	Minimum cycle time	2.77μs (VDD≥4V)	0.92µs (VDD≥4.5V)	3.84μs (VDD≥2.2V)		
Charac- leristic		6.0µs (VDD≥3V)		· · · · · · · · · · · · · · · · · · ·		
ter	Supply voltage	3 to 6V	4.5 to 6V	2.2 to 6V		
0	Current dissipation	2.5mA typ.	4mA typ.	2.5mA typ.		
E.	Resonator	RC (850kHz,400kHz typ.)		RC (400kHz typ.)		
latic		ceramic (400k,800k,1MHz,	ceramic 4MHz	ceramic (400k, 800k, 1MHz,		
Oscillation		4MHz)		4MHz)		
0	predivider option	1/1,1/3,1/4	1/1	1/1, 1/3, 1/4		
Other	Package	DIP30 shrink type, MFP30S	DIP30 shrink type, MFP30S	DIP30 shrink type, MFP30S		

(Note) Information on the resonator and oscillation circuit constants will be presented as soon as the recommended circuit is determined.



Common to DIP • MFP

1





......

SANYO : MFP30S

3061 (unit : mm)



....

SANYO : DIP30S

Pin	Name	

MARIC					
OSC1, OSC2	:	C, R or ceramic resonator for OSC	PG 0-3	:	Input/output common port G 0-3
RES	:	Reset	PI 0	:	Input/output common port IO
PA 0-3	:	Input/output common port A 0-3	TEST	:	Test
PC 0-3	:	Input/output common port C 0-3	INT	:	Interrupt request pin
PD 0-3	:	Input/output common port D 0-3	SI	:	Serial input pin
PE 0-3	:	Input/output common port E 0-3	SO	:	Serial output pin
PF 0-3	:	Input/output common port F 0-3	<u>SCK</u>	:	Serial clock input/output pin
		-			• • •

(Note)

The SI, SO, SCK, and INT pins are common to the PF0 to PF3 pins respectively.
The OSC2 pin and PI0 pin are common to each other, but are mutually exclusive. Either pin user-selectable.

System Block Diagram

LC6543N/F/L, LC6546N/F/L



Note 1. The PIO pin and OSC2 pin are common to each other, but are mutually exclusive. Either pin is userselectable.

RAM	:	Data memory	ROM	:	Program memory
F	:	Flag	PC	:	Program counter
WR	:	Working register	INT	:	Interrupt control
AC	:	Accumulator	IR	:	Instruction register
ALU	:	Arithmetic and logic unit	I.DEC	:	Instruciton decoder
DP	:	Data pointer	CF,CSF	::	Carry flag, carry save flag
E	:	E register	ZF, ZSI	F:	Zero flag, zero save flag
CTL	:	Control register	EXTF	:	External interrupt request flag
OSC	:	Oscillator	TMF	:	Internal interrupt request flag
TM	:	Timer			
STS	:	Status register			

Development Support Tools The following are available to support the program development for the LC6543, LC6546.

(1) User's Manual

"LC6554 Series User's Manual" No. 21B

(2) Development Tool Manual

For the EVA-410 system, refer to the desciption of Development support tool in "LC6554 Series Use's Manual". For the EVA-800 system, refer to "EVA-800. LC6554 Series Development Tool Manual".

(3) Development Tools

A. For program development (EVA-410 system)

- 1. MS-DOS for host system (Note 1)
- 2. MS-DOS base cross assembler : <LC65S.EXE>
- 3. Evaluation kit (EVA-410C)
- 4. Evaluation kit target board (EVA-TB6543/46), evaluation chip (LC6594)
- B. For program evaluation
 - 1. New piggyback (LC65PG43/46-A)

2. Piggyback (LC65PG43/46)

Small package

- The socket for pin-to-pin conversion is required.
- The socket for pin-to-pin conversion is not required.
- · For detailed information on how to use it,
- refer to page 32 of this catalog.
- 3. During development EPROM built-in microcomputer (LC65E43)

Note. For notes for program evaluation, do not fail to refer to '5-3-4. Notes when evaluating programs for the LC6543/46' in "LC6554 Series User's Manual".



Piggyback



No. 4364-5/49



1. MS-DOS for host system (Note 1)

- 2. Cross assembler MS-DOS base cross assembler : <LC65S. EXE>
- 3. Evaluation chip : LC6594
- 4. Emulator : EVA-800 emulator and evaluation boards

Appearance of Development Support System EVA-800 System



(Note 1) MS-DOS : Tradmark of Microsoft Corporation

(Note 2) The EVA-800 is a general term for emulator. A suffix (A, B,...) is added at the end of EVA-800 as the EVA-800 is improved to be a newer version. Do not use the EVA-800 with no suffix added.

•

. .

Pin Name	Pins	I/O	Function	Option	Reset Mode	
VDD	1	-	Power supply	_	_	
VSS	1	-				
OSC1	1	Input	• Pin for externally connecting RC,	1) 1-pin external clock inpu	k inpu	
			ceramic resonator for system	2) 2-pin RC OSC	•	
•	1		clock generation.	3) 2-pin ceramic resonator		
· .	:		• For 1-pin external clock input,	OSC ·		
			the PI0/OSC2 pin is used as I/O	4) Predivider option		
			port PIO.	1. No predivider		
			• For 2-pin RC OSC, 2-pin ceramic	2. 1/3 predivider		
			resonator OSC, the PI0/OSC2	3. 1/4 predivider		
			pin is used as OSC pin OSC2.			
PA 0 to PA 3	4	Input/	• I/O port A0 to 3	1) Open drain type output	•"H"output (Out	
		output	4-bit input (IP instruction)	2) With pull-up resistor	put Nch transis	
			4-bit output (OP instruction)	1), 2) : Specified bit by bit	tor : OFF)	
			Single-bit decision (BP, BNP			
			instruction)			
			Single-bit set/reset (SPB, RPB			
			instruction)			
	1		 Standby is controlled by PA3 			
			(or PA0 to 3).			
			 The PA3 (or PA0 to 3) pin must 			
	1		be free from chattering during the			
	1		HALT instruction execution cycle			
PC 0 to PC 3	4	Input/	• I/O port C0 to 3	1) Open drain type output	• "H" output	
		output	Same as for PA0 to 3 (Note)		• "L" output	
			 Option permits output at the 	2) With pull-up resistor	(Option -	
			reset mode to be "H" or "L".	3) Output at reset mode:"H"	selectable)	
			(Note) No standby control	4) Output at reset mode:"L"		
1.			function is provided.	• 1), 2): Specified bit by bit		
				• 3), 4): Specified in a		
				group of 4 bits		
PD 0 to PD 3	4	Input/	• I/O port D0 to 3	Same as for PC0 to 3	Same as for PC0	
		output	Same as for PC0 to 3		to 3	
PE 0 to PE 3	4	Input/	• I/O port E0 to 3	1) Open drain type output	•"H"output (Ou	
		output	-	2) With pull-up resistor	put Nch transis	
			4-bit output (OP instruction)	1), 2) : Specified bit by bit	tor : OFF)	
			Single-bit set/reset (SPB, RPB			
	1	1	instruction)			
	1	i i	Single-bit decision (BP, BNP	· ·		
			instruction)			
			• PE0 : With burst pulse (64Tcyc)	1		
		1	output function	ľ	l	

Pin Name	Pins	1/0	Function	Option	Reset Mode
PF 0 / SI	4	Input/	• I/O port F0 to 3	Same as for PE0 to 3	Same as for PE0
PF1/SO	•	output	Same as for PE0 to 3 (Note)		to 3
PF 2 / SCK			• PF0 to 3 : Common with serial		Serial port :
PF 3 / INT			interface, INT input.		Disable
-]	-	Progaram-selectable		Interrupt sources
			SI •••• Serial input port		ĪNT
			SO ••• Serial output port		
			SCK •• Serial clock input/output		
. •	Į		INT •••Interrupt request input		
	{		4-bit/8-bit serial input/output is		
			program-selectable.		
			(Note) No burst pulse output	-	
		ļ	function is provided.		
PG 0 to PG 3	4	Input/	• I/O port G0 to 3	Same as for PE0 to 3	Same as for PE0
		output	Same as for PE0 to 3 (Note)		to 3
			(Note) No burst pulse output		
	}		function is provided.		
PI0/OSC2	1	Input-	• I/O port 10	Same as for PG0 to 3	Same as for PG0
		output/	Same as for PG0 to 3		to 3
		output	Single-bit configuration		
			• For 2-pin OSC, this pin is used		
		1	as the OSC2 pin, providing no		
			function as I/O port.		
RES	1	Input	• Systen reset input		
			• For power-up reset, C is con-		
			nected externally.		
			• For reset restart, "L" level is		
			applied for 4 clock cycles or		
			more.		
TEST	1	Input	• LSI test pin		
			Normally connected to VSS		

Oscillator circuit option Conditions, etc. **Option Name** Circuit The PI 0 / OSC2 pin is used as port 1. External clock PIO. ſ The PI 0 / OSC2 pin is used as OSC OSC 1 2.2-pin RC OSC Cext [_] pin OSC2, providing no function as ╘ Ş Ph/OSC2 port. Rext The PI0 / OSC2 pin is used as OSC OSC 1 3. Ceramic pin OSC2, providing no function as resonator OSC Ple/OSC2 port. osc 7

Option Name	Circuit	Conditions, etc.
1. No predivider (1/1)		 Applicable to all of 3 OSC options. The OSC frequency, external clock do not exceed 1444kHz. (LC6543N, 6546N) The OSC frequency, external clock do not exceed 4330kHz. (LC6543F, 6546F) The OSC frequency, external clock do not exceed 1040kHz. (LC6543L, 6546L)
2.1/3 predivider	tosc 1/3 3 predivider → predivider → predivider	 Applicatable to only 2 OSC options of external clock, ceramic resonator OSC. The OSC frequency, external clock do not exceed 4330kHz.
3. 1/4 predivider	1/4	 Applicatable to only 2 OSC options of external clock, ceramic resonator OSC. The OSC frequency, external clock do not exceed 4330kHz.

Note : The OSC option and predivider option are summarized below. Full care must be exercised.

Table of OSC, predivider Option of LC6543N/46N, 43F/46F and 43L/46L

LC6543N, L6546N

Circuit Configuration	Frequency	Predivider Option	VDD Range	Remarks
		(Cycle Time)		•
Ceramic resonator OSC	400kHz	1/1 (10 µs)	3 to 6V	Unusable with 1/3, 1/4 predivider
	800kHz	1/1 (5 μs)	4 to 6V	
		1/3 (15 μs)	4 to 6V	
		1/4 (20 μs)	4 to 6V	
	1MHz	1/1 (4 μs)	4 to 6V	
		1/3 (12 µs)	4 to 6V	
		1/4 (16 μs)	4 to 6V	
	4MHz	1/3 (3 μs)	4 to 6V	Unusable with 1/1 predivider
		1/4 (4 μs)	4 to 6V	-
1-pin external clock	200k to 667kHz	1/1 (20 to 6µs)	3 to 6V	
	600k to 2000kHz	1/3 (20 to 6µs)	3 to 6V	
•	800k to 2667kHz	1/4 (20 to 6µs)	3 to 6V	
	200k to 1444kHz	1/1 (20 to 2.77µs)	4 to 6V	
· .	600k to 4330kHz	1/3 (20 to 2.77µs)	4 to 6V	•
	800k to 4330kHz	1/4 (20 to 3.70µs)	4 to 6V	_
External clock by 2-pin RC OSC circuit	Same as above			
2-pin RC	Used with 1/1pred	livider, recommended	3 to 6V	
•	constants. If used	with other than	4 to 6V	
	recommended con	stants, the frequency,	predivider	
	option, VDD range	must be the same as	for 1-pin	
	external clock.			
External clock input to the	The ceramic oscilla	tion circuit cannot be	driven by ext	ernal clock.
ceramic oscillation circuit	l		•	rnal clock option or the 2-pin
	RC option.			

÷

LC6543F, L6546F

Circuit Configuration	Frequency	Predivider Option (Cycle Time)	VDD Range	Remarks		
Ceramic resonator OSC	4MHz	1/1 (1µs)	4.5 to 6V	·····		
1-pin external clock	200k to 4430kHz	1/1 (20 to 0.92µs)	4.5 to 6V			
External clock input to the ceramic oscillation circuit	The ceramic oscillation circuit cannot be driven by external clock. To drive the circuit with external clock, select the external clock option.					

LC6543L, L6546L

Circuit Configuration	Frequency	Predivider Option	VDD Range	Remarks
		(Cycle Time)		
Ceramic resonator OSC	400kHz	1/1 (10 μs)	2.2 to 6V	Unusable with 1/3, 1/4 predivider
	800kHz -	1/1 (5 μs)	2.2 to 6V	
		1/3 (15 μs)	2.2 to 6V	
		1/4 (20 μs)	2.2 to 6V	
	1MHz	1/1 (4 μs)	2.2 to 6V	
		1/3 (12 μs)	2.2 to 6V	ι,
	·	1/4 (16 μs)	2.2 to 6V	
	4MHz	1/4 (4 μs)	2.2 to 6V	Unusable with 1/1, 1/3
				predivider
1-pin external clock	200k to 1040kHz	1/1 (20 to 3.84µs)	2.2 to 6V	
	600k to 3120kHz	1/3 (20 to 3.84µs)	2.2 to 6V	
	800k to 4160kHz	1/4 (20 to 3.84µs)	2.2 to 6V	
External clock by 2-pin	Same as above			
RC OSC circuit				
2-pin RC	Used with 1/1pred	livider,recommended	2.2 to 6V	· · · · · · · · · · · · · · · · · · ·
	constants. If used	with other than recom		
	constants, the freq	uency, predivider opt		
	range must be the	same as for 1-pin exte		
External clock input to the	driven by ext	ernal clock.		
ceramic oscillation circuit			-	rnal clock option or the 2-pin
	RC option.			- 1

Option of ports C, D Output Level at the Reset Mode

For input/output common ports C, D either of the following two output levels may be selected in a group of 4 bits. during reset by option.

Option Name	Conditions, etc.
1. Output at the reset mode : "H" level	All of 4 bits of ports C, D
2. Output at the reset mode : "L" level	All of 4 bits of ports C, D

Option of Port Output Configuration

For each input/output common port, either of the following two output configurations may be selected by option .

_

Option Name	Circuit	Conditions, etc.
1. Open drain output		• Unapplicable to port Pl0/OSC2 when 2-pin RC OSC or ceramic resonator OSC is selected.
2. Output with pull-up resistor		

Ľ	C6543N, 6	546N

1. Absolute Maximum Ratings at Ta=25°C, VSS=0V

Parameter	Symbol	Conditions	Pins	Limits	unit
Maximum supply voltage	VDD max		VDD	-0.3 to +7.0	v
Output voltage	VO		OSC2	Allowable up to voltage generated	V
Input voltage	VI(1)		OSC1 (*1)	-0.3 to VDD+0.3	v
	VI(2)		TEST, RES	-0.3 to VDD+0.3	V
Input/output	VIO(1)		Port of OD type	-0.3 to +15	v
voltage	VIO(2)		Port of PU type	-0.3 to VDD+0.3	V
Peak output current	IOP		I/O port	-2 to +20	. mA
Average output I	IOA	Per pin over the period of 100 ms	I/O Port	-2 to +20	mA
	<u>Σ</u> ΙΟΑ(1)	Total current of PC0 to 3, PD0 to 3, PE0 to 3 (*2)	PC0 to 3 PD0 to 3 PE0 to 3	-15 to +100	mA
	ΣΙΟΑ(2)	Total current of PF0 to 3, PG0 to 3, PA0 to 3, PI0 (*2)	PF0 to 3 PI0 PG0 to 3 PA0 to 3	-15 to +100	mA
Allowable power	Pd max(1)	Ta=-40 to +85°C (DIP package)		250	mW
dissipation	Pd max(2)	Ta=-40 to +85°C (MFP package)		150	mW
Operating temperature	Topg			-40 to +85	°C
Storage temperature	Tstg		· ·	-55 to +125	°C

2. Allowable Operating Conditions at Ta=-40 to +85°C, VSS=0V, VDD=3.0 to 6.0V

Parameter	Symbol Conditions		Pins	Limits				
		•	VDD [V]		min.	typ.	max.	unit
Operating supply voltage	VDD			VDD	3.0		6.0	V
Standby supply voltage	VST	RAM, register hold (*3)		VDD	1.8		6.0	V
"H"-level input voltage	VIH(1)	Output Nch Tr. OFF		Port of OD type (except I0)	0.7VDD		+13.5	v
	VIH(2)	Output Nch Tr. OFF _		Port of PU type (except 10)	0.7VDD		VDD	V
	VIH(3)	Output Nch Tr. OFF		INT, SCK, SI, 10 of OD type	0.8VDD		+13.5	v
	VIH(4)	Output Nch Tr. OFF		INT, SCK, SI, 10 of PU type	0.8VDD		VDD	V ·
	VIH(5)			RES	0.8VDD		VDD	V
	VIH(6)	External clock mode		OSC1	0.8VDD		VDD	v
"L"-level input voltage	VIL(1)	Output Nch Tr. OFF	VDD=4 to 6	Port	VSS		0.3VDD	V _
-	VIL(2)	Output Nch Tr.OFF	3 to 6	Port	VSS		0.25VDD	V
	VIL(3)	Output Nch Tr. OFF	VDD=4 to 6	INT, SCK, SI	VSS		0.25VDD	v

Parameter	Symbol	Condition	IS	Pins	L	imits		
			VDD[V]		min.	typ.	max.	unit
"L"-level input	VIL(4)	Output Nch Tr.OFF	3 to 6	INT, SCK, SI	VSS		0.2VDD	V
voltage	VIL(5)	External clock		OSC1	VSS		0.25VDD	v
-		mode	VDD=4 to 6					
	VIL(6)	External clock	3 to 6	OSC1	VSS		0.2VDD	v
		mode						
	VIL(7)		VDD=4 to 6	TEST	VSS		0.3VDD	V
	VIL(8)		3 to 6	TEST	VSS		0.25VDD	V
	VIL(9)		VDD=4 to 6	RES	VSS		0.25VDD	<u>v</u>
	VIL(10)		3 to 6	RES	VSS		0.2VDD	V
Operating fre-	fop	When the 1/3	VDD=4 to 6		200		1444	kHz
quency	(Tcyc)	or 1/4 predivider			(20)	ĺ	(2.77)	(μs)
(cycle time)		option is selected,	VDD=3 to 6		200		.667	kHz
		clock must not			(20)		(6.0)	(µs)
		exceed 4.33MHz.						
External clock								
conditions		Fig.1.						
Frequency	text	When clock	VDD=4 to 6	OSC1	200		4330	kHz
		exceeds 1.444	3 to 6		200		2667	kHz
Pulse width	textH, textL	MHz, the 1/3 or	VDD=4 to 6	OSC1	69			ns
		1/4 predivider	3 to 6		180			ns
Rise/Fall time	textR, textF	option is selected.	VDD=4 to 6	OSC1		l	50	ns
			3 to 6				100	ns
Oscillation guar-					ļ			
anty constants				1				
2-pin RC	Cext	Fig.2	VDD=3 to 6	OSC1, OSC2		220±5%		pF
oscillation	Cext	Fig.2	VDD=4 to 6	OSC1, OSC2		220±5%		pF
	Rext	Fig.2	VDD=3 to 6	OSC1, OSC2		12±1%		kΩ
	Rext	Fig.2	VDD=4 to 6	OSC1, OSC2		4.7±1%		kΩ
Ceramic		Fig.3				Table 1		

3. Electrical Characteristics at Ta=-40 to +85°C, VSS=0V, VDD=3.0V to 6.0V

Parameter	Symbol	Conditions	Pins	Lii	mits		
				min.	typ.	max.	unit
"H"-level input	IIH(1)	Output Nch Tr. OFF	Port of OD type			+5.0	μA
current		(including OFF leak					
		current of Nch Tr.)					
	. •	VIN=+13.5V					
	liH(2)	External clock mode,	OSC1			+1.0	μA
		VIN=VDD					
"L"-level input	IIL(1)	Output Nch Tr. OFF	Port of OD type	-1.0			μA
current		VIN=VSS					
	IIL(2)	Output Nch Tr. OFF	Port of PU type	-1.3	-0.35		mA
		VIN=VSS					
	IIL(3)	VIN=VSS	RES	-45	-10		μA
	IIL(4)	External clock mode,	OSC1	-1.0			μA
:		VIN=VSS					
"H"-level output	VOH(1)	IOH=-50μA	Port of PU type	VDD-1.2			V
voltage		VDD=4.0 to 6.0V					
-	VOH(2)	10H=-10µА	Port of PU type	VDD-0.5			V

Parameter	Symbol	Conditions	Pins	1	 Limits	<u></u>	
				min.	typ.	max.	unit
"L"-level output	VOL(1)	IOL=10mA,VDD=4.0 to 6.0V	Port			1.5	V
voltage	VOL(2)	IOL=1mA, IOL of each port:	Port			0.5	V
		1mA or less					
Hysteresis	VHIS		RES, INT, SCK,		0.1VDD		v
voltage			SI, OSC1 of				
-			schmitt type(*4)				
Current		Output Nch Tr. OFF at					
dissipation	•	operating, Port=VDD					
2-pin RC	, , , , , , , , , , , , , , , , , , ,						
oscillation	IDDOP(1)	Fig.2 fosc=850kHz (TYP)	VDD		1.5	4	mA
		VDD=4 to 6V					
	IDDOP(2)	Fig.2 fosc=400kHz (TYP)	VDD		1.0	4	mA
Ceramic	IDDOP(3)	Fig.3 4MHz, 1/3 predivider	VDD		2.0	5	mA
resonator		VDD=4 to 6V					
oscillation	IDDOP(4)	Fig.3 4MHz, 1/4 predivider	VDD		2.0	4	mA
		VDD=4 to 6V				-	
	IDDOP(5)	Fig.3 400kHz	VDD		1.0	2.5	mA
	IDDOP(6)	Fig.3 800kHz VDD=4 to 6V	VDD		1.5	4	mA
External clock	IDDOP(7)	200kHz to 667kHz,	VDD		1.5	4	mA
External clock		1/1 predivider	100		1	.	
-		600kHz to 2000kHz,					
		-					
		1/3 predivider 800kHz to 2667kHz,					
		· ·					
	IDDOP(8)	1/4 predivider 200kHz to 1444kHz,	VDD		2.0	5	mA
			VDD		2.0	5	MA
		1/1 predivider					
		600kHz to 4330kHz,					
.		1/3 predivider					
		800kHz to 4330kHz,					
		1/4 predivider, VDD=4 to 6V			0.05		ļ
Standby	IDDst	Output Nch Tr.OFF VDD=6V	VDD		0.05	10	μΑ
mode		Port=VDD VDD=3V	VDD		0.025	5	μΑ
Oscillation							
characteristics							
Ceramic OSC							
Frequency	fCFOSC	Fig.3 fo=400kHz	OSC1, OSC2	384	400	416	kHz
	(*5)	Fig.3 fo=800kHz,VDD=4 to 6V		768	800	832	kHz
•		Fig.3 fo=1MHz VDD=4 to 6V	1	960	1000	1040	kHz
-		Fig.3 fo=4MHz,1/3 predivider		3840	4000	4160	kHz
	ļ	1/4 predivider VDD=4 to 6V					ļ
Stable time	tCFS	Fig.4 fo=400kHz				10	ms
		Fig.4 fo=800kHz,1MHz,4MHz				10	ms
		1/3 predivider, 1/4 predivide	4				
1		VDD=4 to 6V					
2-pin RC	fMOSC	Fig.2 Cext=220pF \pm 5%	OSC1, OSC2	619	850	1144	kHz
oscillation		Fig.2 Rext=4.7kΩ±1%	-				
Frequency		VDD=4 to 6V	ļ.,		ļ		
1		Fig.2 Cext=220pF±5%	OSC1, OSC2	305	400	546	kHz
		Fig.2 Rext=12kΩ±1%	1				
	<u> </u>	VDD=3 to 6V		l			<u> </u>

Parameter	Symbol	Conditions	Pins	Limits				
				min.	typ.	max.	unit	
Pull-up resistance I/O port pull-up resistance	RPP	VDD=5V	Port of PU type		14		kΩ	
External reset characteristics		-						
Reset time	tRST			<u> </u>	See Fig.5.			
Pin capacitance	Ср	f=1MHz Other than pins to be tested, VIN=VSS			10		pF	
Serial Clock								
Input clock cycle time	tCKCY(1)	Fig.6 VDD=4 to 6	SCK SCK	3.0 12.0	_		μs μs	
Output clock cycle time	tCKCY(2)	Fig.6	SCK		64 x TCYC (*6)		μs	
Input clock "L" level pulse width	tCKL(1)	Fig.6 VDD=4 to 6	SCK SCK	1.0 4.0			μs μs	
Onput clock "L" level pulse width	tCKL(2)	Fig.6	SCK		32 x TCYC		μs	
Input clock "H" level pulse width	tCKH(1)	Fig.6 VDD=4 to 6	SCK SCK	1.0 4.0			μs μs	
Onput clock "H" level pulse width	tCKH(2)	Fig.6	SCK		32 x TCYC		μs	
Serial input Data setup time	tICK	Specified for 1 of SCK	SI	0.5			μs	
Data hold time	tCKI	Fig.6	SI ·	0.5	,		μs	
Serial output Output delay time	łCKO	Specified for <u>VDD=4 to 6</u> ↓ of SCK Nch OD only, External 1kΩ, External 50pF, Fig.6	SO SO			0.5 2.0	μs μs	
Pulse output Period	tPCY	Fig.7	PE0		64 x TCYC	· · ·	μs	
"H"-level pulse width	tPH	TCYC=4 x System clock Period, Nch OD only,	PEO		32 x TCYC ±10%		μs	
"L"-level pulse width	tPL	External 1kΩ, External 50pF	PE0		32 x TCYC ±10%	_	μs	

_ (*1) When oscillated internally under the oscillating conditions in Fig.4, up to the oscillation amplitude generated is allowable.

(*2) Average over the period of 100ms.

.

- (*3) Operating supply voltage VDD must be held until the standby mode is entered after the execution of the HALT instruction. The PA3 (or PA0 to 3) pin must be free from chattering during the HALT instruction execution cycle.
- (*4) The OSC1 pin can be schmitt-triggered when the 2-pin RC oscillation option or external clock oscillation option has been selected.
- (*5) fCFOSC: oscillation frequency. There is a tolerance of approximately 1% between the center frequency at the ceramic resonator mode and the nominal value presented by the ceramic resonator supplier. For details, refer to the specification for the ceramic resonator.
- (*6) TCYC=4 x system clock period

LC6543N/F/L, LC6546N/F/L







Fig. 2 2-pin RC Oscillation Circuit



Fig. 3 Ceramic Resonator Oscillation Circuit





Ceramic Res	sonator	OSC
4MHz (Murata)	C1	33pF±10%
CSA4.00MG	C2	33pF±10%
CST4.00MGW (built-in C)	R	0Ω
4MHz (Kyocera)	C1	33pF±10%
KBR4.0MSA	• C2	33pF±10%
KBR4.0MKS (built-in C)	R	0Ω
1MHz (Murata)	C1	100pF±10%
CSB1000J	C2	100pF±10%
	R	2.2kΩ
1MHz (Kyocera)	C1	100pF±10%
KBR1000F	C2	100pF±10%
	R	0Ω
800kHz (Murata)	C1	100pF±10%
CSB800J	C2	100pF±10%
	R	2.2kΩ
800kHz (Kyocera)	C1	100pF±10%
KBR800F	C2	100pF±10%
	R	ΩΟ
400kHz (Murata)	C1	220pF±10%
CSB400P	C2	220pF±10%
	R	2.2kΩ
400kHz (Kyocera)	C1	330pF±10%
KBR400BK	C2	330pF±10%
	R	Ω0

Table 1	Constants Guaranteed for
	Commite Reservice OCC





(Note) When the rise time of the power supply is 0, the reset time becomes 10ms to 100ms at CRES= 0.1μ F. If the rise time of the power supply is long, the value of CRES must be increased so that the reset time becomes 10ms or more.

VDD



Fig. 6 Serial Input/Output Timing





RC Oscillation Characteristics of the LC6543N, LC6546N

Fig. 8 shows the RC oscillation characteristic of the LC6543N, 6546N. For the variation range of RC OSC frequency of the LC6543N, LC6546N, the following are guaranteed at the external constants only shown below. 1) VDD=3.0V to 6.0V, Ta=-40°C to +85°C

External constants

Cext = 220 pFRext = $12 k\Omega$ $305 \text{ kHz} \le \text{fMOSC} \le 546 \text{ kHz}$ 2) VDD=4.0V to 6.0V, Ta=-40°C to +85°C

Cext = 220 pF

Rext = $4.7 \text{ k}\Omega$

619kHz ≤ fMOSC ≤ 1144kHz

• If any other constants than specified above are used, the range of Rext=3k Ω to 20k Ω , Cext=150pF to 390pF must be observed. (See Fig.8.)

(*7): The oscillation frequency at VDD=5.0V, Ta=+25°C must be in the range of 350kHz to 750kHz.

(*8): The oscillation frequency at VDD=4.0 to 6.0V, Ta=-40°C to +85°C and VDD=3.0V to 6.0V, Ta=-40°C to 85°C must be within the operation clock frequency range.





LC6543F, LC6546F

1. Absolute Maximum Ratings at Ta=25°C, VSS=0V

Parameter	Symbol	Conditions	Pin	Limits	unit
Maximum supply voltage	VDD max		VDD	-0.3 to +7.0	V
Output voltage	VO		OSC2	Allowable up to voltage generated	V
Input voltage	VI(1)		OSC1 (*1)	-0.3 to VDD+0.3	V
	VI(2)		TEST, RES	-0.3 to VDD+0.3	V
Input/output	VIO(1)		Port of OD type	-0.3 to +15	V.
voltage	VIO(2)		Port of PU type	-0.3 to VDD+0.3	V
Peak output current	IOP		I/O Port	-2 to +20	mA
Average output current	IOA	Per pin over the period of 100ms	I/O Port	-2 to +20	mA
	∑IOA(1)	Total current of PC0 to 3, PD0 to 3, PE0 to 3 (*2)	PC0 to 3 PD0 to 3 PE0 to 3	-15 to +100	mA
	<u>Σ</u> ΙΟΑ(2)	Total current of PF0 to 3, PG0 to 3, PA0 to 3, PI0 (*2)	CF0 to 3 PI0 PG0 to 3 PA0 to 3	-15 to +100	mA
Allowable power	Pd max(1)	Ta=-40 to +85°C (DIP package)		250	mW
dissipation	Pd max(2)	Ta=-40 to +85°C (MFP package)		150	mW
Operating temperature	Topg			-40 to +85	°C
Storage temperature	Tstg			-55 to +125	°C

2. Allowable Operating Conditions at Ta=-40 to $+85^{\circ}$ C , VSS=0V, VDD=4.5 to 6.0V

Parameter	Symbol	Conditions	Pin	Limits			
				min.	typ.	max.	unit
Operating supply voltage	VDD		VDD	4.5		6.0	V
Standby supply voltage	VST -	RAM, register hold (*3)	VDD	1.8		6.0	V .
"H"-level input voltage	VIH(1)	Output Nch Tr. OFF	Port of OD type (except I0)	0.7VDD		+13.5	v
	VIH(2)	Output Nch Tr. OFF	Port of PU type (except I0)	0.7VDD		VDD	V
	VIH(3)	Output Nch Tr. OFF	INT, SCK, SI, I0 of OD type	0.8VDD		+13.5	V
	VIH(4)	Output Nch Tr. OFF	INT, SCK, SI, 10 of PU type	0.8VDD		VDD	V
	VIH(5)	· · · · · · · · · · · · · · · · · · ·	RES	0.8VDD		VDD	v
-	VIH(6)	External clock mode	OSC1	0.8VDD		VDD	v

Parameter	Symbol	Symbol Conditions —			Limi	ts	
				min.	typ.	max.	unit
'L"-level input	VIL(1)	Output Nch Tr. OFF	Port	VSS		0.3VDD	V
voltage	VIL(2)	Output Nch Tr. OFF	INT, SCK, SI	VSS		0.25VDD	V
	VIL(3)	External clock mode	OSC1	VSS		0.25VDD	V
	VIL(4)	-	TEST	VSS		0.2VDD	V
	VIL(5)		RES	VSS		0.25VDD	V
Operating	fOP			200		4330	kHz
frequency	(Tcyc)			(20)		(0.92)	(µs)
(Cycle time)	-						
External clock						,	
conditions							
Frequency	text)	OSC1	200		4330	kHz
Pulse width	textH, textL	Fig. 1	OSC1	69			ns
Rise/fall time	textR, textF)	OSC1			50	ns
Oscillation guar-							
anteed constants				· .			
ceramic		Fig. 2		Se	e Tabl	e 1.	
resonator OSC		-					

3. Electrical Characteristics at Ta=-40 to +85°C, VSS=0V, VDD=4.5 to 6.0V

Parameter	Symbol	Conditions	Pin		Limits		
				min.	typ.	max.	unit
"H"-level input current	IIH(1)	Output Nch Tr. OFF (including OFF leak current of Nch Tr.) VIN=+13.5V	Port of OD type			+5.0	μA
	IIH(2)	External clock mode, VIN≖VDD	OSC1			+1.0	μA
"L"-level input current	IIL(1)	Output Nch Tr. OFF VIN=VSS	Port of OD type	-1.0			μA
	IIL(2)	Output Nch Tr. OFF VIN=VSS	Port of PU type	-1.3	-0.35		mA
	IIL(3)	VIN=VSS	RES	-45	-10		μA
	IIL(4)	External clock mode, VIN=VSS	OSC1	-1.0			μA
"H"-level output	VOH(1)	IOH=-50µА	Port of PU type	VDD-1.2			V
voltage	VOH(2)	IOH=-10μA	Port of PU type	VDD-0.5			V
"L"-level output	VOL(1)	IOL=10mA	Port			1.5	v
voltage .	VOL(2)	IOL=1mA, IOL of each port : 1mA or less	Port			0.5	V
Hysteresis voltage	VHIS		RES,INT,SCK,SI OSC1 of schmitt type (*4)		0.1VDD		v

Parameter	Symbol	Conditions	Pin		Limits		·
	•			min.	typ.	max.	unit
Current dissipation Ceramic resonator OSC	IDDOP(1)	Fig. 2 4MHz	VDD		2.5	6	mA
External clock	IDDOP(2)	200kHz to 4330kHz *1 Output Nch Tr. OFF at Operating mode Port=VDD	VDD		2.5	6	mA
Standby mode	IDDst	Output Nch Tr. OFF VDD=6V Port=VDD VDD=3V	VDD VDD		0.05 0.025	10 5	μА μА
Oscillation characteristics Ceramic resonator OSC							
Frequency	fCFOSC	Fig.2 fo=4MHz (*5)	OSC1, OSC2	3840	4000	4160	kHz
Stable time	tCFS	Fig.3 fo=4MHz				10	ms
Pull-up resistance I/O port pull- up resistance External reset	RPP	VDD=5V	Port of PU type	 	14		kΩ
characteristics Reset time	tRST				See Fig. 4.		
Pin capacitance	Ср	f=1MHz, other than pins to be tested, VIN=VSS			10		pF
Serial clock Input clock Cycle time	tCKCY(1)	Fig. 5	SCK	3.0		<u></u>	μs
Output clock Cycle time	tCKCY(2)	Fig. 5	SCK		64 x TCYC (*6)		μs
Input clock "L"-level pulse width	tCKL(1)	Fig. 5	SCK	1.0			μs
Output clock "L"-level pulse width	tCKL(2)	Fig. 5	SCK		32 x TCYC		μs
Input clock "H"-level pulse width	tCKH(1)	Fig. 5	SCK	1.0			μs
Output clock "H"-level pulse width	tCKH(2)	Fig. 5	SCK		32 x TCYC		μs
Serial input]
Data setup time	tlCK	Specified for 1 of SCK	SI	0.5			μs
Data hold time	tCKI	Fig. 5	SI	0.5			μs

ļ

Parameter	-Symbol	Conditions	Pin		Limits		
				min.	typ.	max.	unit
Serial output							
Output delay	łCKO	Specified for 1 of SCK	SO			0.5	μs
time		Nch OD only, External $1k\Omega$	_				
		External 50pF , Fig. 5					
Pulse output							
Period	tPCY	Fig. 6	PE0		64 x TCYC		μs
"H"-level	tPH	TCYC=4 x System clock	PE0		32 x TCYC		μs
Pulse width		Period			±10%		
"L"-level	tPL	Nch OD only, External 1k Ω	PE0		32 x TCYC		μs
Pulse width		External 50pF			±10%		

(*1) When oscillated internally under the oscillating conditions in Fig.2, up to the oscillation amplitude generated is allowable.

- (*2) Average over the period of 100ms.
- (*3) Operating supply voltage VDD must be held until the standby mode is entered after the execution of the HALT instruction. The PA3 (or PA0 to 3) pin must be free from chattering during the HALT instruction execution cycle.
- (*4) The OSC1 pin can be schmitt-triggered when the external clock oscillation option has been selected.
- (*5) fCFOSC : Oscillatable frequency.
- (*6) TCYC=4 x System clock period



Fig. 1 External Clock Input Waveform





Table 1. Constants Guaranteed for

Ceramic Resonator OSC							
4MHz (Murata)	C1	33pF±10%					
CSA4.00MG	C2	33pF±10%					
CST4.00MGW (built-in C)	R	Ω0					
4MHz (Kyocera)	C1	33pF±10%					
KBR4.0MSA	C2	33pF±10%					
KBR4.0MKS (built-in C)	R	0Ω					









(Note) When the rise time of the power supply is 0, the reset time becomes 10ms to 100ms at CRES= 0.1μ F. If the rise time of the power supply is long, the value of CRES must be increased so that the reset time becomes 10ms or more.

VDD

0.8VDD 0.25VDD

1kΩ





Fig. 5 Serial Inut/Output Timing







LC6543L, LC6546L

1. Absolute Maximum Ratings at Ta=25°C, VSS=0V

Parameter	Symbol	Conditions	Pin	Limits	unit
Maximum supply voltage	VDD max		VDD	-0.3 to 7.0	V
Output voltage	vo		OSC2	Allowable up to voltage generated	v
Input voltage	VI(1)		OSC1 (*1)	-0.3 to VDD+0.3	V
	VI(2)		TEST, RES	-0.3 to VDD+0.3	v
Input/output	VIO(1)		Port of OD type	-0.3 to +15	v
voltage	VIO(2)		Port of PU type	-0.3 to VDD+0.3	V
Peak output current	IOP	· -	I/O Port	-2 to +20	mA
Average output current	IOA	Per pin over the period of 100ms	I/O Port	-2 to +20	mA
	∑IOA(1)	Total curren of PC0 to 3, PD0 to 3,PE0 to 3 (*2)	PC0 to 3 PD0 to 3 PE0 to 3	-15 to +100	mA
	∑IOA(2)	Total curren of PF0 to 3, PG0 to 3 ,PA0 to 3, PI0 (*2)	CF0 to 3 PI0 PG0 to 3 PA0 to 3	-15 to +100	mA
Allowable power	Pd max(1)	Ta=-40 to +85°C (DIP package)		250	mW
dissipation	Pd max(2)	Ta=-40 to +85°C (MFP package)		150	mW
Operating temperature	Торд	• • •		-40 to +85	°C
Storage temperature	Tstg	4		-55 to +125	°C

2. Allowable Operating Conditions at Ta=-40°C to 85°C, VSS=0V, VDD=2.2 to 6.0V

Parameter	Symbol	Conditions	Pin	L	imits		
				min.	typ.	max.	unit
Operating supply voltage	VDD		VDD	2.2		6.0	v
Standby supply voltage	VST	RAM, register hold (*3)	VDD	1.8		6.0	v
"H"-level input voltage	VIH(1)	Output Nch Tr. OFF	Port of OD type (except I0)	0.7VDD		+13.5	v
	VIH(2)	Output Nch Tr. OFF	Port of PU type (except I0)	0.7VDD	-	VDD	V
	VIH(3)	Output Nch Tr. OFF	INT, SCK, SI, 10 of OD type	0.8VDD		+13.5	V
	VIH(4)	Output Nch Tr. OFF	INT, SCK, SI, 10 of PU type	0.8VDD		VDD	V
	VIH(5)		RES	0.8VDD		VDD	V
	VIH(6)	External clock	OSC1	0.8VDD		VDD	V

Parameter	Symbol	Conditions	Pin		Limit	S	
				min.	typ.	max.	unit
"L"-level input	VIL(1)	Output Nch Tr. OFF	Port	VSS		0.2VDD	v
voltage	VIL(2)	Output Nch Tr. OFF	INT, SCK, SI	VSS	ļ	0.2VDD	V
	VIL(3)	External clock	OSC1	VSS		0.15VDD	V
	VIL(4)		TEST	VSS		0.2VDD	V
	VIL(5)		RES	VSS		0.2VDD	v
Operating	fop	When the 1/4 predivider		200		1040	kHz
frequency	(Tcyc)	option is selected, clock must		(20)		(3.84)	(μs)
(cycle time)		not exceed 4.16MHz.					
External Clock							
conditions							
Frequency	text	Fig.1 When clock exceeds	OSC1	200		4160	kHz
Pulse width	textH, textL	>1.040MHz, the 1/3 or 1/4	OSC1	100			ns
Rise/fall time	textR, textF	predivider option is selected.	OSC1			100	ns
Oscillation							
guaranteed							
constants			•				
2-pin RC	Cext	Fig.2	OSC1, OSC2	2	20 ± 3	5%	pF
oscillation	Rext				12±3	1%	kΩ
Ceramic		Fig.3		Se	e Tab	le 1.	··· ··
oscillation		_		į			

3. Electrical Characteristics at Ta=-40 to +85°C, VSS=0V, VDD=2.2 to 6.0V

i

Parameter	Symbol	Conditions Pin			Limits		
				min.	typ.	max.	unit
"H"-level input	IIH(1)	Output Nch Tr. OFF	Port of OD type			+5.0	μA
current		(including OFF leak current		•			
		of Nch Tr.)					
		VIN=+13.5V					
	IIH(2)	External clock mode,	OSC1			+1.0	μA
		VIN=VDD					
"L"-level input	IIL(1)	Output Nch Tr. OFF	Port of OD type	-1.0			μA
current		VIN=VSS					-
	IIL(2)	Output Nch Tr. OFF	Port of PU type	-1.3	-0.35		mA
		VIN=VSS					•
	IIL(3)	VIN=VSS	RES	-45	-10		μA
	IIL(4)	External clock mode,	OSC1	-1.0			μA
		VIN=VSS					-
"H"-level output	VOH	IOH=-10μA	Port of PU type	VDD-0.5			V
voltage							
"L"-level output	VOL(1)	IOL=3mA	Port			1.5	V
voltage	VOL(2)	IOL=1mA, IOL of each port:	Port			0.4	v
	-	1mA or less					
Hysteresis	VHIS		RES, INT, SCK, SI		0.1VDD		v
voltage			OSC1 of Schmitt				
-			type (*4)				

Parameter	Symbol	Conditions	Pin		Limits		
				min.	typ.	max.	unit
Current		Output Nch Tr. OFF at					
dissipation		operating, Port=VDD					
2-pin RC OSC	IDDOP(1)	Fig.2 fOSC=400kHz (TYP)	VDD		1.0	4	mA
Ceramic OSC	IDDOP(2)	Fig.3 4MHz, 1/4predivider	VDD	-	2.0	4	mA
	IDDOP(3)	Fig.3 4MHz, 1/4predivider	VDD		0.5	1	mA
		VDD=2.2V			·		
	IDDOP(4)	Fig.3 400kHz	VDD		1.0	2.5	mA
	IDDOP(5)	Fig.3 800kHz	VDD		1.5	4.0	mA
External clock	IDDOP(6)	200kHz to 1024kHz,	VDD		2.5	4	mA
		1/1 predivider					
		600kHz to 3120kHz,				ļ.	
		1/3 predivider					
		800kHz to 4160kHz,					
		1/4 predivider				ĺ	
Standby mode	IDDst	Output Nch Tr. OFF					
-		vDD=6V	VDD		0.05	10	μΑ
		Port=VDD VDD=2.2V	VDD		0.025	5	μΑ
Oscillation							
characteristics		•					, ,
Ceramic OSC							ł
Frequency	fCFOSC	Fig.3 fo=400kHz	OSC1, OSC2	384	400	416	kHz
	(*5)	Fig.3 fo=800kHz	OSC1, OSC2	768	800	832	kHz
		Fig.3 fo=1MHz	OSC1, OSC2	960	1000	1040	kHz
		Fig.3 fo=4MHz,	OSC1, OSC2	3840	4000	4160	kHz
		1/4 predivider					
Stable time	tCFS	Fig.4 fo=400kHz		******	1	10	ms
		Fig.4 fo=800kHz, 1MHz,			ł	10	ms
		4MHz, 1/4 predivider			1		
2-pin RC OSC							ł
Frequency	fMOSC	Fig.2 Cext=220pF±5%	OSC1, OSC2	284	400	546	kHz
•		Fig.2 Rext=12kQ±1%					
Pull-up]]
resistance	Ì					1	}
I/O port pull-	RPP	VDD=5V	Port of PU type		14		kΩ
up resistance							l
External reset							1
characteristics							
Reset time	tRST				See Fig.	5.	
Pin capacitance	Ср	f=1MHz, Other than pins			10	<u> </u>	pF
•	•	to be tested, VIN=VSS					

.

÷

.

Parameter	Symbol	Conditions	Pin		Limits		
				min.	typ.	max.	unit
Serial clock Input clock Cycle time	tCKCY(1)	Fig.6	SCK	12.0			μs
Output clock Cycle time	tCKCY(2)	Fig.6	SCK		64 x TCYC (*6)		μs
Input clock "L"-level pulse width	tCKL(1)	Fig.6	SCK	4.0			μs
Output clock "L"-level pulse width	tCKL(2)	Fig.6	SCK		32 x TCYC		μs
Input clock "H"-level pulse width	tCKH(1)	Fig.6	SCK	4.0			μs
Output clock "H"-level pulse width	tCKH(2)	Fig.6	SCK		32 x TCYC		μs
Serial Input Data setup time	tICK	Specified for 1 of SCK	SI	0.5			μs
Data hold time	tCKI	Fig.6	SI	0.5			μs
Serial Output Output delay time	łCKO	Specified for ↓ of SCK Nch OD only, External 1kΩ Fig.6 External 50pF	SO			2.0	μs
Pulse output		T: 7	DEO		(4		•
Period "H"-level pulse width	tPCY tPH	Fig.7 TCYC=4 x System clock Period	PE0 PE0		64 x TCYC 32 x TCYC ±10%		μs μs
"L"-level pulse width	tPL .	Nch OD only, External 1kΩ External 50pF	PE0		32 x TCYC ±10%		μs

(*1) When oscillated internally under the oscillating conditions in Fig.3, up to the oscillation amplitude generated is allowable.

- (*2) Average over the period of 100ms.
- (*3) Operating supply voltage VDD must be held until the standby mode is entered after the execution of the HALT instruction.

The PA3 (or PA0 to 3) pin must be free from chattering during the HALT instruction execution cycle.

- (*4) The OSC1 pin can be schmitt-triggered when the 2-pin RC oscillation option, or external clock oscillation option has been selected.
- (*5) fCFOSC : Oscillatable frequency.

(*6) TCYC=4 x System clock period

LC6543N/F/L, LC6546N/F/L







Fig. 2 2-pin RC Oscillation Circuit



Fig. 3, Ceramic Resonator Oscillation Circuit





4MHz (Murata)	C1	33pF±10%
CSA4.00MGU	C2	33pF±10%
CST4.00MGWU (built-in C)	R	0Ω
1MHz (Murata)	C1	100pF±10%
CSB1000J	C2	100pF±10%
	R	2.2kΩ
1MHz (Kyocera)	C1	100pF±10%
KBR1000F	C2	100pF±10%
	R	0Ω
800kHz (Murata)	C1	100pF±10%
CSB800J	C2	100pF±10%
	R	2.2kΩ
800kHz (Kyocera)	C1	100pF±10%
KBR800F	C2	100pF±10%
	R	0Ω
400kHz (Murata)	C1	220pF±10%
CSB400P	C2	220pF±10%
	R	2.2kΩ
400kHz (Kyocera)	C1	330pF±10%
KBR400BK	C2	330pF±10%
	R	Ω0

Table 1 Constants Guaranteed for Ceramic Resonator OSC





(Note) When the rise time of the power supply is 0, the reset time becomes 10ms to 100ms at CRES=0.1µF. If the rise time of the power supply is long, the value of CRES must be increased so that the reset time becomes 10ms or more.



Fig. 6 Serial Input/Output Timing



The load conditions are the same as in Fig. 6.



No. 4364-28/49

RC Oscillation Characteristic of the LC6543L, 6546L

Fig. 8 shows the RC oscillation characteristic of the LC6543L, 6546L. For the variation range of RC OSC frequency of the LC6543L, 6546L, the following are guaranteed at the external constants only shown below.

VDD=2.2V to 6.0V, Ta=-40°C to +85°C

External constants Cext = 220 pF Rext = $12 k\Omega$

 $284 \text{ kHz} \le \text{fMOSC} \le 546 \text{ kHz}$

If any other constants than specified above are used, the range of Rext= $3k\Omega$ to $20k\Omega$, Cext=150pF to 390pF must be observed. (See Fig. 8.)

(*7): The oscillation frequency at VDD=5.0V, Ta=+25°C must be in the range of 350kHz to 500kHz.

(*8): The oscillation frequency at VDD=2.2 to 6.0V and Ta=-40°C to +85°C must be within the operation clock frequency range.



Fig. 8 RC Oscillation Frequency Data (Typ.)

Notes for Standby Function Application

The LC6543/46 provide the standby function called HALT mode to minimize the current dissipation when the program is in the wait state.

The standby function is controlled by the HALT instruction, PA pin, RES pin, and serial transfer completion signal. A peripheral circuit and program must be so designed as to provide precise control of the standby function. In most applications where the standby function is performed, voltage regulation, instantaneous break of power, and external noise are not negligible. When disigning an application circuit and program, whether or not to take some measures must be considered according to the extent to which these factors are allowed. This section mainly describes power failure backup for which the standby function is mostly used. A sample application circuit where the standby function is performed precisely is shown below and notes for circuit design and program design are also given below.

When using the standby function, the application circuit shown below must be used and the notes must be also fully observed.

If any other method than shown in this section is applied, it is necessary to fully check the environmental conditions such as power failure and the actual operation of application equipment.

1. HALT mode release conditions

1-1. Supplementary description of release by serial transfer completion signal.

On completion of serial transfer, the HALT mode is released and the execution of the program starts with an instruction immediately following the HALT instruction. This function can be used to execute the program only when serial transfer occurs, placing the program in the wait state when no serial transfer occurs. This function is effective in reducing the current dissipation or clock noise.

- Notes -

- Release by the serial transfer completion signal is available only when the RC mode is used for system clock generation; and unavailable when the ceramic resonator mode is used.
- On completion of serial transfer, the HALT mode is released unconditionally. In an application, such as capacitor backup application, where the current dissipation must be kept as low as possible during backup and serial transfer by external clock is also used, the HALT mode is released when serial data is transferred externally during backup.

1-2. Summary of HALT release conditions

The HALT mode setting, release conditions are shown in Table 1.

Table 1	HALT	mode setting,	release	conditions

HALT mode setting conditions	HALT mode release conditions		
HALT instruction	1 Reset (Low level is applied to RES.)		
Provided that PA3 (PA3 to PA0 or PA3 is program-selectable) is	2 Low level is applied to PA3 (PA3 to PA0 or PA3 is program-selectable.)		
at high level.	3 Serial transfer completion.		

Note) HALT mode release conditions 2, 3 are available only when the RC mode is used for system clock generation; and unavailable when the ceramic resonator mode is used.

2. Proper cares in using standby function

When using the standby function, an application circuit and program must be designed with the following in mind.

- (1) The supply voltage at the standby state must not be less than specified.
- (2) Input timing and conditions of each control signal (RES, port A, serial transfer) must be observed at the standby initiate/release state.
- (3) Release operation must not be overlapped at the time of execution of the HALT instruction.

A sample application where the standby function is used for power failure backup is shown below as a concrete method to observe these notes. A sample application circuit, its operation, and notes for program design are given below.

Sample application where the standby function is used for power failure backup

Power failure backup is an application where power failure of the main power source is detected and the HALT instruction is executed to cause the standby state to be entered. The current dissipation is minimized and a backup capacitor is used to retain the contents of the internal registers for a certain period of time. After power is restored, a reset occurs automatically and the execution of the program starts at address 000H of the program counter (PC). Shown below are sample applications where the program selects or not between power-ON reset and reset after power is restored, notes, measures for instantaneous break of AC power, and notes for serial transfer.

2-1. Sampel application 1 where the standby function is used for power failure backup. Shown below is a sample application where the program does not select between power-ON reset and reset after power is restored.

2-1-1. Sample application circuit -(1)

Fig. 2-1 shows a sample application where the standby function is used for power failure backup.



(Note) Normal input ports other than PA3

Fig. 2-1. Sample application – (1) where the standby function is used for power failure backup

2-1-2. Operating waveform in sample application circuit -(1)

The operating waveform in the sample application circuit in Fig. 2-1 is shown in Fig. 2-2. The mode is roughly divided as follows:

- (a) Power-ON reset
- (b) Instantaneous break of main power source
- (c) Return from power failure backup





V+TRON: V+ value when TR is turned ON/OFF

Fig. 2-2 Operating waveform in sample application circuit - (1)

2-1-3. Operation of sample application circuit -(1)

- (a) At the time of power-ON reset
 - After power rises, a reset occurs automatically and the execution of the program starts at address 000H of the program counter (PC).
- Note -

This sample application circuit provides an indeterminate region where no reset occurs before the operating VDD range is entered.

- (b) At the time of instantaneous break
 - (i) When the PXX input voltage does not meet VIL (the PXX input level does not get lower than input threshold level VIL) and the RES input voltage only meets VIL:
 - A reset occurs in the normal mode, providing the same operation as power-ON reset.
 - (ii) When both of the PXX input voltage and RES input voltage do not meet VIL: The program continues running in the normal mode.
 - (iii) When both of the P_{XX} input voltage and \overline{RES} input voltage meet VIL:

When two pollings do not regard the P_{XX} input voltage as "L" level, the HALT mode is not entered and a reset occurs.

When two pollings regard the P_{XX} input voltage as "L" level, the HALT mode is entered and after power is restored a reset occurs, releasing the standby mode.

(c) At the time of return from power failure backup

After power is restored, a reset occurs, releasing the standby mode.

2-1-4. Notes for design of sample application circuit -(1)

V+ rise time and C2

Make the time constant (C2, R) of the reset circuit 10 times as long as the V^+ rise time. (R: ON-chip resistor, 500kohms typ.)

Make the V⁺ rise time shorter (up to 20ms).

R1 and C1

Make the R1 value as small as possible. Make the C1 value as large as possible according to the backup time calculated. (Fix the R1 value so that the C1 charging current does not exceed the power source capacity.) R2 and R3

Make the "H"-level input voltage applied to the PXX pin equal to VDD.

• R4

Fix the time constant of C2 and R4 so that C2 can discharge during the period of time from when V⁺ gets lower than V⁺TRON (TR OFF) at the time of instantneous break until the PXX input voltage gets lower than V_{IL} (because release by reset is not available after the HALT mode is entered by instantaneous break).

R5 and R6

Make V⁺ (VBE+0.6V is obtained by R5 and R6) when the reset circuit works (Tr ON) more than (operating VDD min + VF of diode D1). Observing this note, make V⁺ as low as possible to provide a reset early enough after power-ON.

Backup time

The normal operation continues with a relatively high current dissipation from when power failure is detected by the P_{XX} until the HALT instruction is executed. Fix the C1 value so that the standby supply voltage is held during backup time of set + above-mentioned time.

2-1-5. Notes for software design

- Design the program so that port A0 to A2 cannot be used for standby release and port A3 is brought to "H" level at the standby mode.
- Check a standby request by polling the input port twice.

(Example)

	BP1	AAA	:1st polling
	RCTL	3	;Interrupt inhibit
	BP1	AAA	2nd polling
	HALT		Standby
AAA:	:		

2-2. Sample application 2 where the standby function is used for power failure backup

Shown below is a sample application where the program selects between power-ON reset and reset after power is restored.

2-2-1. Sample application circuit - (2) (No instantaneous break in power source)

Fig. 2-3 shows a sample application where the standby function is used for power failure backup.



Fig. 2-3. Sample application -(2) where the standby function is used for power failure backup

2-2-2. Operating waveform in sample application circuit -(2)

The operating waveform in the sample application circuit in Fig. 2-3 is shown in Fig. 2-4. The mode is roughtly divided as follows:

- (1) Power-ON reset
- (2) Return from power failure backup



Fig. 2-4. Operating waveform in sample application circuit -(2)

2-2-3. Operation of sample application circuit -(2)

- (a) At the time of power-ON reset The operation and notes are the same as for sample application circuit - (1), except that after reset release PXX="L" is program-detected to decide program start after initial reset.
- (b) Standby initiation When one polling regards the PXX input voltage as "L" level, the HALT mode is entered.
- (c) At the time of return from power failure backup After power is restored, a reset occurs, releasing the standby mode. After standby release PXX="H" is program-detected, deciding program start after power is restored.

- Note -

If power is restored after VDD during power failure backup gets lower than VIH on the PXX, PXX="L" may be program-detected, deciding program start after initial reset.

2-2-4. Notes for design of sample application circuit -(2)

• R2 and R3

Fix the R2 value so that R2>R1 is yielded and fix the R3 value so that IB of TR2 is limited.

• R4

There is no severe restriction on the R4 value, but fix it so that C2 can discharge quickly. Other notes are the same as for sample application circuit -(1).

2-2-5. Notes for software design

- Design the program so that port A0 to A2 cannot be used for standby release and port A3 is brought to "H" level.
- Check a standby request by polling the input port once.

AAA

(Example)

AAA:

BP1

:

HALT

Polling ;Standby

No. 4364-35/49

- 2-3. Sample application 3 where the standby function is used for power failure backup.
- 2-3-1. Sample application circuit (3) (There is an instantaneous break in power source.)
 - Fig. 2-5 shows a sample application where the standby function is used for power failure backup.



Fig. 2-5. Sample application - (3) where the standby function is used for power failure backup

2-3-2. Operating waveform in sample application circuit - (3)

The operating waveform in the sample application circuit in Fig. 2-5 is shown in Fig. 2-6. The mode is roughly divided as follows:

- (1) Power-ON reset
- (2) Instantaneous break of main power source
- (3) Return from power failure backup



Fig. 2-6. Operating waveform in sample application circuit - (3)
2-3-3. Operation of sample application circuit - (3)

- (a) At the time of power-ON reset
 - The operation and notes are the same as for sample application circuit (2)
- (b) At the time of instantaneous break
 - (i) When the PXX input voltage does not meet VIL (the PXX input level does not get lower than input threshold level VIL) and the RES input voltage only meets VIL:
 - A reset occurs in the normal mode. After reset release PXX="H" is program-detected, deciding program start after instantaneous break.
 - (ii) When both of the $P_{\ensuremath{\mathsf{X}}\ensuremath{\mathsf{X}}}$ input voltage and $\overline{\ensuremath{\mathsf{RES}}}$ input voltage do not meet VIL:
 - The program continues running in the normal mode.
 - (iii) When both of the P_{XX} input voltage and \overline{RES} input voltage meet VIL:
 - When two pollings do not regard the P_{XX} input voltage as "L" level, the HALT mode is not entered and a reset occurs.

When two pollings regard the P_{XX} input voltage as "L" level, the HALT mode is entered and after power is restored a reset occurs, releasing the standby mode. After standby release P_{XX} ="H" is programdetected, deciding program start after instantaneous break.

- (c) At the time of return from power failure backup
 - The operation and notes are the same as for sample application circuit -(2)
- 2-3-4. Notes for design of sample application circuit (3)
 - R3
 - Bias resistance of TR2
 - R7 and R8

Fix the R7 and R8 values so that TR3 is turned ON/OFF at approximately 1.5V of V+.

Other notes are the same as for sample application circuit -(1)

2-3-5. Notes for software design

Same as for sample application circuit -(1)

2-4. Notes (1) for providing serial transfer

Notes for providing power failure backup and serial transfer

This application assigns top priority to power failure backup. When power failure backup is provided, serial transfer may not be provided normally.

(1). When the internal clock is used for the serial clock:

Execute the serial transfer start instruction immediately before executing the HALT instruction. If this is done during serial transfer, the power failure backup mode is entered without normal transfer.

(2) When the external clock is used for the serial clock:

When power failure is detected, it is most prioritized that the HALT mode is entered, providing power failure backup. It is necessary to design an application system where no release signal by serial transfer completion is input to the HALT instruction execution cycle and no release signal is input during backup.

2-5. Notes (2) for providing serial transfer

Notes for providing HALT and serial transfer for program standby without power failure backup

This application assigns top priority to serial transfer. The following notes for system design must be observed.

(1) When the internal clock is used for the serial clock:

- Transfer starts when it is ready on both sides. When transfer is not ready on the other side, the HALT instruction is executed to reduce the current dissipation. When transfer is ready, the HALT release signal (RES, PA) causes return from the standby mode, starting serial transfer.
- (2) When the external clock is used for the serial clock:
 - Synchronization must be provided between microcomputers to prevent the HALT instruction and HALT release signal (RSIOEND) from overlapping. When transfer is ready, the serial transfer start instruction is executed and the program is placed in the wait state. The other side adjusts time so that no overlap occurs between the HALT instruction and transfer completion and starts serial transfer. On completion of transfer, the HALT mode is released and the program is executed with an instruction immediately following the HALT instruction.

Notes for Program Evaluation

. . . .

• When evaluating the LC6543/46 with the evaluation chip (LC6594, LC65PG43-A/46-A, LC65PG43/46), the following must be observed.

- U	Item	Fun	ction	Notes for evaluation		
Classi- fication	Iteni -	Mass-production chip	Evaluation chip	Hotes for evaluation		
	2-pin OSC	Plo and OSC2 share one pin (Plo/OSC2). Either of them is selected exclusively by user option. When 2-pin OSC is selected, Plo/OSC2 pin provides OSC2 and performs no function of Plo port. Data input to Plo/OSC2 by mistake is always read as "O".	Evaluation chip has PI0 and OSC2 separately. Pin required for option is selected as requir- ed. Even when OSC2 pin is selected by option, PI0 circuit is present and functions as complete port PI0.	Since input/output at PIg on evaluation chip results in dif- ference between evaluation chip operation and mass-production chip operation, input/output at PIg is prohibited.		
tion	OSC divider	3 selections (1/1, 1/3, 1/4) by option	3 selections (1/1, 1/3, 1/4) available by 2 pins of DIV pin, 30R4 pin.	DIV pin, 30R4 pin must be set according to option specified for mass-production chip.		
Notes for aption	Ports C, D output level at reset mode	Ports C, D can be brought to "H" or "L" in a group of 4 bits.	Port C and port D can be brought to "H" and "L" by CHL pin and DHL pin respec- tively.	CHL pin and DHL pin must be set according to option specified for mass-production chip.		
	Port output configura- tion PU/OD	PU or OD can be selected bitwise.	Only OD without PU.	[LC6594-applied evaluation] External resistor (10kohms) on evaluation board must be connect- ed to necessary port. [Piggyback-applied evaluation] Resistor must be connected to necessary port on application board.		
	PU resistor configura- tion	PU resistor brought to Hi-Z (Pch Tr to turn OFF) at "L" output mode.	PU resistor, being external resis- tor, whose impedance remains unchanged at "L" output mode.	For mass-production chip, leakage current only flows in Pch Tr at "L" output mode; for evalu- ation chip, current continues flowing in PU resistor at "L" output mode.		

LC6543N/F/L, LC6546N/F/L

rior	lana	Fun	ction	Notes for evaluation			
Classi- fication	ltem	Mass-production chip	Evaluation chip				
	OSC constants -1	[2-pin RC OSC] Catalog-guaranteed constants provide OSC at frequency specified in catalog.	[2-pin RC OSC] Different from mass-production chip in circuit design and characteristic.	[2-pin RC OSC] Frequency must be adjusted to OSC frequency of mass-produc- tion chip by adjusting variable resistor.			
Notes for OSC		[2-pin ceramic resonator OSC] Catalog-guaranteed constants provide OSC at frequency specified in catalog.	[2-pin ceramic resonator OSC] Different from mass-production chip in circuit design and characteristic. Wiring capacitance may provide unstable OSC.	[2-pin ceramic resonator OSC] External constants must be fine- adjusted according to service conditions.			
	OSC constants 2	[2-pin ceramic resonator OSC] Feedback resistor is contained.	[2-pin ceramic resonator OSC] No feedback resistor is con- tained.	[2-pin ceramic resonator OSC] For evaluation chip, feedback resistor of 1Mohm must be connected externally.			
lectrical ·	OSC frequency	OSC frequency characteristic as indicated in catalog.	Different from mass-production chip in circuit design, and characteristic.	ES, CS must be used to evaluate characteristic in detail. The standby current cannot be			
Notes for electrical characteristics	Operating current, standby current	Current characteristic as indi- cated in catalog.	Different from mass-production chip in circuit design, and characteristic.	evaluated in detail. However, the standby current can be confirmed roughly in the manner discussed later. Be sure to confirm the standby current.			
	Operating voltage	Supply voltage range as indi- cated in catalog.	Evaluation chip must be also used at VDD=5V±5% at which EPROM, other LSI are used.				
conditions	Operating temper- ature	Temperature range as indi- cated in catalog.	Evaluation chip must be used at 10°C to 40°C.				
Notes for operating condi-	Port A input voltage	Input/output configuration of normal threshold input. Input voltage as indicated in catalog.	Input/output configuration of low threshold input. Different from mass-production chip in input/output configura- tion.				
Ż	Type No. setting	LC6543/46 differ in ROM, RAM capacity.	RAM capacity is set by RAMC pin according to Type No.	SW3-2 on evaluation board is always placed in PA position. SW3-1 is set according to Type No.			

•

(Confirmation methods for the standby function)

The standby current at the standby mode of the simulation chip can be evaluated not exactly but approximately. Then, do the following steps.

- (a) Confirmation of the standby state
 - Be sure to confirm whether or not the LSI enters the standby mode when the standby conditions are satisfied.
 - (i) When the OSC1 and OSC2 oscillation option is selected, confirm on an oscilloscope that the oscillation stops in the standby mode.
 - (ii) Confirmation by the current dissipation

Remove the EPROM when confirming whether or not the LSI enters the standby mode. The IDD of the LSI can determine whether or not the LSI is now in the standby mode.

When the LSI is in the operating mode, more than some 100μ A current is transmitted. When in the standby mode, the current of the IDD is 150μ A or less if the DIV, 30R4, CHL, DHL and RAMC are all set to "H" (excluding the load current). If the DIV, 30R4, ---, etc. are all set to "L", the current of the IDD is approximately 20μ A.

(b) Confirmation by the load current

Your program must be designed so that the current is not transmitted to the input/output ports prior to the execution of the HALT instruction. This can reduce the useless dissipation of the load current at the standby mode and be confirmed on an oscilloscope.

- (i) Design your program so that the current is not transmitted to the output ports prior to the execution of the HALT instruction.
- (ii) Design your program and peripherals so that the input ports and input/output ports are not brought to the floating state at the standby mode.

If brought to the floating state, current flows in the microcomputer input circuit section, causing more current dissipation. Therefore, the backup enable time is shortened extremely in applications where the capacitor backup is used.

Ceramic resonator oscillation constants when the EVA-TB6543/46 is used

When developing your program using te target board EVA-TB6543/46, use the constants shown below because the ceramic resonator oscillation constants depend on the conditions for evaluation and the cable length, etc.

Note) When the evaluation chip is used in the 2-pin ceramic resonator oscillation mode, no feedback resistor is contained unlike the mass-production chip.

Connect a feedback resistor of 1Mohm externally as shown below.

Since constants R, C are also differ from those for the mass-production chip, refer to Table shown below and adjust the capacitor value according to the stray capacitance of the circuit.



2-pin Ceramic Resonator Oscillation Circuit for Evaluation Chip and Mass-production Chip

				Evaluation chip (*)						
•	Ceramic resonat	or	Mas-production chip C1 = C2	including ca standar		Including no capacitance of standard cable				
				C1 = C2	R	C1 = C2	R			
4MHz	CSA4.00MG (Murata)		33pF	8pF	0 ohm	33pF	0 ohm			
410162	KBR4.0M	(Kyocera)	33pF	10pF	0 ohm	33pF	0 ohm			
1MHz	CSB1000K	(Murata)	(CSB1000D used) 220pF	82pF	0 ohm	220pF	0 ohm			
ľ	KBR1000H	(Kyocera)	100pF	82pF	0 ohm	220pF	0 ohm			
800kHz	CSB800K	(Murata)	(CSB800D used) 220pF	220pF	0 ohm	220pF	0 ohm			
F	KBR800H	(Kyocera)	220pF	150pF	0 ohm	150pF	0 ohm			
· · · ·	CSB400P	(Murata)	330pF	470pF	0 ohm	470pF	0 ohm			
400kHz	KBR400B	(Kyocera)	330pF	390pF	0 ohm	330pF	0 ohm			

Table of Ceramic Resonator Oscillation Constants when the EVA-TB6543/46 is used

(*) The standard cable is a cable attached to target board EVA-TB6543/46.

The Table shows two cases where the capacitance of the cable is included and no capacitance of the cable is included.

- Example where the capacitance of the cable is included The capacitance of the cable is included when the resonator is connected to the user's application board through the cable from the EVA-TB6543/46.
- Example where no capacitance of the cable is included No capacitance of the cable is included when the resonator is placed near the evaluation chip (on the EVA-TB6543/46).

When using any other cable than the attached cable, adjust the capacitor value according to the stray capacitance.

How to use the piggyback chip (LC65PG43/46-A)

(1) Layout of pins and control pads, and External dimensions



PAD1: Power supply pad PAD2: Mounting pad for oscillation circuit components



No. 4364-42/49

(2) How to mount EPROM

The EPROM to be mounted should contain an already-assembled program data. To write data to the EPROM, use the EPROM writer function on the EVA-800 or EVA-410C board. The mountable EPROM is an Intel 2732, 2764 or their equivalents.

EPROM (2732 or 2764) for program data





(3) Power supply for EPROM

(Note)

A typical EPROM dissipates the current of 50mA to 100mA. If the power capacity of an application product board is not sufficient, use an independent power supply circuit to provide the EPROM with the current . externally.

a) At the factory shipment, the EPROM uses the same power supply circuit as the simulation chip does. To supply external current to the EPROM, the EPROM power supply selection jumpers are provided on the reverse side of the simulation chip. At the factory shipment, the circuit connection is arranged so that current can be supplied to the EPROM through the power supply pin (VDD pin) of the simulation chip.



(A) Connected to the GND (0V) pin.

(B) Connected to the EPROM power supply pin.

(C) Connected to the power supply pin of the simulation chip.

[Note that the circuit connection is arranged at the factory shipment so that the current can be supplied to an EPROM through the simulation chip.]

b) To supply current to an EPROM externally from an independent power source Disconnect pattern (B) from pattern (C).

Connect the power supply pin (+5V) of an external independent power source circuit to pattern (B) and then the other pin to pattern (A)(GND).



[To supply current to an EPROM from an external power source circuit.]

A simulation chip is an LSI produced in CMOS process technology.

The simulation chip will suffer from a "latch up" which is specific to CMOS LSIs if the voltage below the VSS level is applied to input pins and output pins, or if the voltage above the VDD level is applied such pins. The latch up problem may damage or degrade the device. To prevent it, much care should be taken to the power supply circuit design for the simulation chip and an EPROM.

In turning on a simulation chip and an EPROM, the simulation chip should be the first and the EPROM, the second. To turn off them, the order is reversed.

(4) Switches and pad for option selection

a) Switches for CPU-function settings

On the simulation chip are provided the switches for selecting a RAM capacity, a desired CPU and its stack level, output logic level at reset for ports C and D, divider circuit's divide ratio, and PIO/OSC2 pin function. These switches are provided on the surface of the simulation chip board.

The figure below shows the outline of the above switches. The switch settings will be described in the item dealing with option specification methods.



Switch 1 (PI0) Sets the PI0/OSC2 pin to the port 10 for input/output. Switch 2 (OSC2).....Sets the PI0/OSC2 pin to the OSC2 pin for oscillation. Switch 3 (DIV)..... Switch 4 (3 or 4)....}Selects the divide ration for the divider circuit. Switch 5 (DHL)Select the output logic at the reset for port D. Switch 6 (CHL).....Select the output logic at the reset for port C. Switch 7 (RAMC)Select a desired CPU from LC6543 and LC6546.

b) Pad 2

The pad 2 is provided on the piggyback LSI to mount oscillation components. Add an external resistor according to a selected oscillation option. The switch settings will be described in the item dealing with option specification methods.



OSC1 : connected to the OSC1 pin of the LSI. PI0/OSC2 : connected to the PI0/OSC2 pin of the LSI. VSS : connected to the VSS pin of the LSI.

(5) Option specification methods

- a) Option specification method for oscillation circuits
 - Oscillation circuits can be selected by using the PAD2 and CPU-function setting switches.
 - (i) Ceramic oscillation circuit



(ii) 2-pins RC oscillation circuit



(iii) External clock circuit



- b) Option specification method for dividers
 Dividers can be selected by using the CPU-function setting switches.
 (i) 1/1 divider circuit
 - (1) 1/1 divider circuit



(ii) 1/3 divider circuit



(iii) 1/4 divider circuit



c) Option specification method for the output logics of ports C and D at reset

The output logics of ports C and D at the reset can be specified by using the CPU-function setting switches. Switch 5 (DHL)Select the output logic of port D at the reset from H and L.

Switch 6 (CHL). Select the output logic of port C at the reset from H and L.

(1) To set the logic level of port D or C at the initial reset to "H" (output OFF in case of open drain output)



- Set switch 5 or switch 6 to the ON side.
- The output logic level of port D or C at the initial reset can be specified independently.

(ii) To set the logic level of port D or C at the initial reset to "L".



- Set switch 5 or switch 6 to the OFF side.
- The output logic level of port D or C at the initial reset can be specified independently.

d) Option specification method for evaluated CPUs
 Evaluated microcomputers can be specified by using the CPU-function setting switches.
 (i) To develop user application programs for the LC6543 microcomputers.



(ii) To develop user application programs for the LC6546 microcomputers.



LC6543, LC6546 SERIES INSTRUCTION SET (BY FUNCTIONS)

- Description Symbol
- AC ACt CF : Accumulator
 - : Accumulator bit t
 - : Carry flag : Control register
- CTL DP : Data pointer
- E : E register EXTE

Fn M

- : External interrupt request flag : Flag bit n : Memory
- : Memory addressed by DP : Input/output port addressed by DPL M(DP) P(DPL)
 - : Program counter
- PC STACK : Stack register
- TM
- : Timer : Timer (internal) Interrupt request flag TMF

.

- At, Ha, La : Working register ZF : Zero flag
- : Zero flag

- (), [] : Contents : Transfer and direction
 - Addition

-

+

-

Ŷ

¥

- : Subtraction
- : AND : OR
- : Exclusive OR

uotantali CLA CLA CLA CLA CLA CLA CLA CLA	Mnemonic Clear AC Clear CF Set CF Complement AC increment AC Decrement AC Rotate AC left through CF Transfer AC to E Exchange AC with E	1 1 0 0 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$\begin{array}{c} D_3 D_2 D_1 D_0 \\ \hline 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 1 \\ \hline 0 & 0 & 0 & 1 \\ \hline 1 & 0 & 1 & 1 \\ \hline 1 & 1 & 1 & 0 \\ \hline 1 & 1 & 1 & 1 \end{array}$		1 1 1	Function AC 0 CF 0 CF 1	Description The AC contents are cleared. The CP contents are cleared.	Status flag affected ZF CF	Fiernarks * 1
	Clear AC Clear CF Set CF Complement AC increment AC Decrement AC Rotate AC left through CF Transfer AC to E	1 1 0 0 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0000 0001 0001 1011 1110		1 1 1	CF 0		-	*1
	Set CF Complement AC increment AC Decrement AC Rotate AC left through CF Transfer AC to E	1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	0001 1011 1110	1	1	<u> </u>	The CF contents are cleared.	CE.	
	Complement AC increment AC Decrement AC Rotate AC left through CF Transfer AC to E	1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1011	1	<u> </u>	rs1			
	increment AC Decrement AC Rotate AC left through CF Transfer AC to E	0000	1110		I. I		The CF is set.	CF	
	Decrement AC Rotate AC left through CF Transfer AC to E	0000		1	1	AC - AC	The AC contents are complemented,	ZF	
	Rotate AC left through CF Transfer AC to E	0 0 0 0	1 1 1 1		1	AC(AC) +1	The AC contents are incremented +1.	ZF CF	
	through CF Transfer AC to E		1	1	1	AC -(AC) -1	The AC contents are decremented -1.	ZF CF	
			0001	1	1	ACo-(CF). ACn+1 (ACn). CF+-(AC3)	The AC contents are shifted left through the CF.	ZF CF	
	Exchange AC with E	0000	0011	1	1	E (AC)	The AC contents are transferred to the E.		
NINT DE M		0000	1101	1	1	(AC) ⇒(E)	The AC contents and the E contents are exchanged.		
DEM	Increment M	0010	1110	1	1	M(DP) + [M(DP)]+1	The M(DP) contents are incremented +1.	ZF CF	
	Decrement M	0010	1111	1	1	M(DP) - (M(DP)) -1	The M(DP) contents are decremented -1,	ZF CF	
SMB L	Dit Set M data bit	0 0 0 0	1 0 8,8 ₀	1	1	M(DP. 8180) +1	A single bit of the M(DP) specified with B180 is set.		
RMB	nt Reset M data bit	0010	1 0 818 ₀	1	1	M(DP. B1B0) -0	A single bit of the M(DP) specified with B ₁ B ₀ is reset.	ZF	
AD	Add M to AC	0110	0000	-	1	AC-(AC)+(M(DP))	Binary addition of the AC contents and the M(DP) contents is performed and the result is stored in the AC.	ZF CF	
ADC		0010	0000	1	1	AC (AC) + (M(DP)) +(CF)	Binary addition of the AC, CF contents and the M(DP) contents is performed and the reast is stored in the AC.	ZF CF	
DAA	Decimal adjust AC in addition	1110	0130	1	1	AC + (AC) + 6	6 is added to the AC contents.	ZF	
DAS	Decimal adjust AC in subtraction	1110	1010	1	1	AC -(AC)+10	10 is added to the AC contents. The AC contents and the M(DP) contents	ZF	
EXL B	Exclusive or M to AC	1111	0101	1	1	AC{AC} ¥ (M(DP))		ZF	
	And M to AC	1130	0111	1	1	AC(AC) A (M(DP))	are ANDed and the result is stored in the AC.	ZF	
A OR	Or M to AC	1110	0101	י	1	AC (AC) V (M(DP))	The AC contents and the M(DP) contents are ORed and the result is stored in the AC.	ZF	
EXL AND OR CM CM	Compare AC with M	1111	1011	1	1	(M(DP))+(AC)+1	The AC contents and the M(DP) contents are compared and the CF and ZF are set/reset. Comparison result CF ZF $(M(DP)) \ge (AC) 0 0$ [M(DP)] = (AC) 1 1 $(M(DP)) \ge (AC) 1 0$	ZF CF	
Ci dat	immediate data	0100	1 1 0 0 ¹ 3 ¹ 2 ¹ 10			13121,10 +(AC)+1	The AC contents and the immediate data $1_31_21_{10}$ are compared and the ZF and CF are set/reset. Comparison result CF ZF $1_31_21_11_0 \ge (AC1 \ 0 \ 0$ $1_31_21_11_0 = (AC1 \ 1 \ 0$ $1_31_21_11_0 \le (AC1 \ 1 \ 0$	ZF CF	
CLI d	immediate data	0010 0101	1100	2	2	(DP ₁) ¥13121110	The DPL contents and the immediate data $ _3 _2t_1t_0$ are compared.	ZF	
LI dat	immediate data			1	۱ ۱	AC -13121110	The Immediate data 13121110 is loaded in the AC.	ZF	*1
S	Store AC to M	0000	0010	<u>+</u>	H	$M(DP) \leftarrow (AC)$		76	
	Load AC from M	0010	0001	1	H		The M(DP) contents are loaded in the AC. The AC contents and the M(DP)	4۲	The ZF is set/reset
R XM da	ta Exchange AC with M. then modify DPH with immediate data	1010	0 M2M1M0		2	(AC)≒[M(DP)] DP _H (DP _H) ¥ O M ₂M 1 Mo	contents are exchanged and then the DP_{μ} contents are modified with the contents of $(DP_{\mu}) \neq OM_2M_1M_0$.	ZF	second ing to the result of (DP _H) v ON ₂ M ₃ M ₀ .
Loed/store instructions	Exchange AC with M	1010	0000	1	2	(AC) = (M(DP))	The AC contents and the M(DP) contents are exchanged.	ZF	The ZF is art/reset according is the DP _M contents at the time of instruc- tion execution.
	Exchange AC with M. then increment DPL	1111	1110	1	2	(AC) \$\$ (M(DP)) DPL ←(DP1) +1	The AC contents and the $M(DP)$ contents are exchanged and then the DP_{\perp} contents are incremented +3,	ZF .	The ZF is set/real, according to the reack of (DPL +1),
XD	Exchange AC with M. then decrement DPL		1111	_	2	$(AC) \equiv (M(DP))$ DP1 $\leftarrow (DP1) = 1$	The AC contents and the M(DP) contents are exchanged and then the DP1 contents are decremented -1.	ZF	The 2F is set freet according to the result of IDPL++
RTBL	Read table data from program ROM	0110	0011	1	2	AC E-ROM (PCh.E, AC)	The contents of ROM addressed by the PC whose low-order 8 bits are replaced with the E and AC contents are loaded in the AC and E.		

LC6543N/F/L, LC6546N/F/L

18	- Mnemonic		Instruction code							
limbruct group				D3 D2 D1 D0	Bytes	Cycles Cycles	Function	Description	Status flag affected	Remarks
uctions in	LDZ data	Load DPH with Zero and DPe with immediate data respectively		13 12 11 10	-	1	DPH +-0 DPL +-13121110	The DP _H and DP _L are loaded with 0 and the immediate data $\frac{1}{3}2^{1}1^{1}0$ respectively.		
Data pointer manipulation instructions	LHI data	Load DPH with	0100	3 2 1 0	1	۱	DPH - 13121110	The DP _H is loaded with the immediate data 13121110.		
1 2	IND	Increment DPL	1 1 1 0	1110	1	1	DPL - (DPL)+1	The DPL contents are incremented +1.	ZF	
Ē	DED	Decrement DPL	1110	1 1 1 1	1	1	DPL ← (DPL) - 1	The DPL contents are decremented -1.	ZF	
1	TAL	Transfer AC to DPL	1111	0111	1	ī	DP1 (AC)	The AC contents are transferred to the DF		
호	TLA	Transfer DPL to AC	1110	1001	1	1	AC +(DPL)	The DPL contents are transferred to the AC	ZF	
2	ХАН	Exchange AC with DPH	0010	0011	1	ī	(AC) = (DPH)	The AC contents and the DP _H contents are exchanged.		
Working register manipulation	XAt XAO XAI XA2 XA3	Exchange AC with working register At	1110	11 10 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 0	1 1 1	1 1 1 1	(AC) ≒ (AO) (AC) ≒ (A1) (AC) ≒ (A1) (AC) ≒ (A2) (AC) ≒ (A3)	The AC contents and the contents of working register At are exchanged. At is assigned one of A_0 , A_1 , A_2 , A_3 according to $t_1 t_0$.		
ing register ctions	XHa XHO XH1	Exchange DPH with working register Ha	1111 1111	1 0 0 0 1 1 0 0	1	1	(DPH) \$\$(HO) (DPH) \$\$(H1)	The DP _L contents and the contents of working register Hs are exchanged. Hs is assigned either of H0 or H1 according to a.		
Working ne	XLa XLO XL1	Exchange DPL with working register La	1 1 1 1 1 1 1 †	a 0 0 0 0 0 1 0 0	1 1	1 1	(DPいち(LO) (DPいち(L1)	The DPL contents and the contents of working register La are exchanged. La is assigned either of L0 or L1 according to a.		
ž	SFB Hag	Set flag bit	0101	B3 B2 B1 B0	1	1	Fn 1	The flag specified with $B_3 B_2 B_1 B_0$ is set.		
Flag maniputation instructions	RFB 1lag	Reset flag bit	0001	B3 B2 B1 B0	1	1	Fn0	The flag specified with $B_3B_2B_1B_0$ is reset.	ZF	The lags are divided for the digroups of F_{21} to F_{22} to F_{23} to F_{12} . Figure F_{13} , F_{12} to F_{13} . The 25F is set/immet according a three divides $B_{23}B_{23}B_{23}B_{23}$.
	JMP addr	Jump in the current bank	0 1 1 0 P7P8P5P4	1 PKOPsP8 P3P2P1P0	2	2	PC ← P10P9 P8 P7 P6 P5 P4 P3 P2 P1 P0	A jump to the address-specified with immediate data P ₁₀ P ₉ P ₈ P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ occurs.		
tions	JPEA	Jump in the current page modified by E and AC	1 1 1 1	1010	1	1	PC2~o ↔(E, AC)	A jump to the address specified with the contents of the PC whose low-order 8 bits are replaced by the E and AC contents occurs.		
ine Instruc	CZP addr	Call subroutine in the zero page	1011	P3 P2 P1 P0	1	1	STACK ← (PC)+1 PC16~6.PC1~0 ←0 PC5~2 ← P3P2P1P0	A subroutine in page 0 of bank 0 is called.		
rp/subroutine instructions	CAL addr		1 0 1 0 P7P6P6P4		2	2	STACK (PC) +2 PCI0~0 OPI0P9P8P7 P6P5P4P3P2P1P0	A subroutine in bank 0 is called.		
	RT	Return from subroutine	0110	0010	1	ī	PC-(STACK)	A return from a subroutine occurs.		
	RT I	Return from interrupt routine	0 1 0 0	0010	1	1	PC + (STACK) CF ZF + CSF. ZSF	A return from an interrupt service routine occurs.	ZF CF	
	BANK	Change bank	1111	1101	1	1	}	The bank is changed. A pseudo I/O port is specified.		Stington phy when your investigative before on 1/0 investigation or pranch investigat
	BAt addr	Branch on AC bit		0 0 1:10 P3P2P1P0	2	2	$PC7 \sim 0 \leftarrow P7 P6P5 P4$ $P3 P2P1P0$ $11 AC1 = 1$	If a single bit of the AC specified with the immediate data $t_1 t_0$ is 1, a branch to the address specified with the immediate data $P_7 P_6 P_6 P_4 P_3 P_2 P_1 P_0$ within the same page occurs.		Mnemonie is BAD to BA3 according to the value of L
	BNA1 addr	Branch on no AC bit		0 0 1 1 1 0 P3 P7 P1 P0	2	2	$PC_{7 \to 0} - P_{7} P_{6} P_{5} P_{4} P_{3} P_{2} P_{1} P_{0} if AC_{1} = 0$	If a single bit of the AC specified with the immediate data $\tau_1 \tau_0$ is 0, a branch to the address specified with the immediate data $P_7 P_8 P_5 P_4 P_3 P_2 P_1 P_0$ within the same page occurs.		Mnemonic is BNAD to BNA3 according to the value of 1.
	BM1 addr	Branch on M bit		0 1 tito P3P7PiPo	2	2	PC 7 ~ 0 ↔ P7 P6 P5 P4 P3 P2 P1 P0 (1 (M(DP. t 1 1 d))=1	If a single bit of the $M(DP)$ specified with the immediate data $t_1 t_0$ is t_1 a branch to the address specified with the immediate data $P_7 P_8 P_6 P_4 P_3 P_2 r_1 P_0$ within the same page occurs.		Mnemonic is 84910 BM3 according to the value 911.
Branch Instructions	BNMt addr	Branch on no M bit		0 1 1 i to P3 P2 Pi Po		2	PC7 -0- P7P6P5P4 P3P2P1P0 11 (MIDP.11101)=0	If a single bit of the $M(DP)$ specified with the immediate data t_1t_1 is 0, a branch to the address specified with the immediate data $P_7P_6P_5P_4P_3P_2P_1P_0$ within the same page occurs.		Mnemonic is BNMO to BNM3 according to the value of L
Branch	BP1 addr	Branch on Port bit		1 01110 P3P2P1P0		2	PC1~0-P7P6P5P4 P3P2P1P0 If [PIDPL tit 0]=1	If a single bit of port $P(DP_L)$ specified with the immediate data $t_1 t_0$ is 1, a branch to the address specified with the immediate data $P_7 P_8 P_5 P_4 P_2 P_1 P_0$ within the same page occurs.		Mnemonic is BPO to BP3 according to the value of L
	BNPt addi	Branch on no Port bit		1 0 1 1 1 0 P3 P2 P1 P0		2	PC7 · 0 - P7P6P5P4 P3P2P1P0 H [P(DP1.t it of)=0	If a single bit of port $P(DP_L)$ specified with the immediate data $t_1 t_0$ is 0, a branch to the address specified with the immediate data $P_7 P_6^2 P_5^2 P_2^2 P_0$ within the same page occurs.		Mnemonic is BNPD to BNPD according to the value of 1.
	BTM addr	Branch on timer	0 3 1 1 P7P6P5P4	1 1 0 0 P3P2P1P0	4	2	$PC_{7} \sim_{0} \leftarrow P_{7}P_{6}P_{5}P_{4}$ $P_{3}P_{7}P_{1}P_{0}$ $ri TMF = 1$ $then TMF \leftarrow 0$	If the TMF is 1, a branch to the address specified with the immediate date $P_7P_6P_6P_4P_3P_2P_1P_6$ within the same page occurs. The TMF is reset.	TMF	

top:			Instruction code			Function			Status flag	
	n Mnemonic E		D7 D6 D5 D4	D3 D2 D1 D0	, a		Function	Description	affected	Remarks
	BNTM addr	Branch on no timer		1 1 0 0 P3P7P1P0	2	2	PC7~0← P3 P6 P5 P4 P3 P2 P1 P0 11 TMF=0 11 ten TMF←0	If the TMF is 0, a branch to the address specified with the immediate data $P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ within the same page occurs. The TMF is reset.	TMF	
	Bl addr	Branch on interrupt		1 1 0 1 P3P2P1P0	2	2	$PC_{7} \sim_{0} \leftarrow P_{7} P_{6} P_{5} P_{4}$ $P_{3} P_{2} P_{1} P_{0}$ if EXTF = 1 then EXTF == 0	If the EXTF is 1 a branch to the address specified with the immediate data $P_7 P_8 P_5 P_4 P_3 P_2 P_1 P_0$ within the same page occurs. The EXTF is reset.	EXTF	
	BNI addr	Branch on no interrupt		1 1 0 1 P3 P2 P1 P0	2	2	PC 70 ← P7 P6 P5 P4 P3 P2 P1 P0 II EXTF = 0 then EXTF ← 0	If the EXTF is 0, a branch to the address specified with the immediate date $P76P_5P_4P_3P_2P_1P_0$ within the same page occurs. The EXTF is rest.	EXTF	
Branch Instructions	BC addr	Branch on CF		1 1 1 1 P3P2P1P0	2	2	PC>~0←P7P8P5P4 P3P2P1P0 If CF=1	If the CF is 1, a branch to the address specified with the immediate data $P_{PB}P_{S}P_{4}P_{3}P_{2}P_{1}P_{0}$ within the same page occur.		
Branch in	BNC addr	Branch on no CF	0 0 1 1 P7P6P5P4	1 1 1 1 P3P2P1P0	2	2	PC 7~0++ P7 P6 P5 P4 P3 P2 P1 P0 i1 CF ==0	If the CF is 0, a branch to the address specified with the immediate data $P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ within the same page occurs.		
	82 əddr	Branch on ZF	0 1 1 1 P7P8P5P4	1 1 1 0 P3P2P1P0	2	2	PC7~0~P7P8P5P4 P3P2P1P0 11 2F=1	If the ZF is 1, a branch to the address specified with the immediate data $P_7P_8P_5P_4P_3P_2P_1P_0$ within the same page occurs.		
	BNZ addr	Branch on no 2F	0 0 1 1 P7P6P5P4	1 1 1 0 P3P2P1P0	2	2	PC7~0 - P7P6P5P4 P3P2P1P0 II ZF = 0	If the ZF is 0, a branch to the address specified with the immediate date $P_7P_6P_5P_4P_3P_2P_1P_0$ within the same page occurs.		
	8Fn addr	Branch on flag bit	1 1 0 1 P7P6P5P4	03020100 P3P2P1P0	2	2	PC 7 ~ 0 ↔ P7 P6 P6 P6 P4 P3 P2 P1 P0 11 Fn ≃ 1	If the flag bit of the 16 flags specified with the immediate data $n_3n_3n_6n_6$ is 1, a branch to the address specified with the immediate data $P_7P_8P_5P_4P_3P_2P_4P_0$ within the same page occurs.		Mnomonic is 8F0 s BF15 according to the volue of 4.
	BNFn addr	Branch on no illag bit		n 3 n 2 n 1 na P 3 P 2 P 1 P 0	2	2	PC 7 ~ 0 ↔ P7 P8 P5 P4 P3 P2 P1 P0 (I Fn ≔0	If the flag bit of the 16 flags specified with the immediate data $n_3n_1n_0$ is 0, a branch to the address specified with the immediate data $P_7P_8P_8P_4P_2P_1P_0$ within the same page occura.		Mnemoric & BMF0 to SMF15 accordin to the value of a.
na.	IP	Input port to AC	0000	1100	ŀ	1	AC - (P(DPu)	Port P(DP1) contents are loaded in the AC.	ZF	
P	OP	Output AC to port	0110	0001	1	1	P(DPL) - (AC)	The AC contents are outputted to port PID	Բլ).	
utput instructions	SPB bit	Set port bit	0000	0 1 B1 Bo	1	2	P(DPL, B1B0) ←1	A single bit in port P(DP _L) specified with the immediate data B ₁ B ₀ is set.		When this instructi is associated, the E contents are destroyed,
Input/Output	RPB bit	Reset port bit	0010	0 1 B Ba	1	2	P{DPL B: Bo} -0	A single bit in port P(DPL) specified with the immediate data B ₁ B ₀ is reset.	ŻF	When this instruction is responsed, the E contents are destroy
	SCTL bu	Set control register bit(S)		1 1 0 0 B3 B2 B1 Bo			CTL(CTL) V B3 B2 B1 B0	The bits of the control register specified with the immediate data $B_3 B_2 B_1 B_0$ are set.		
intructions	RCTL bit	Reset control register bit{S)	0010	1 1 0 0 B3 B2 B1 B0	2	2	CTL -(CTL) A B3 B2 B1 B0	The bits of the control register specified with the immediate data $B_3 B_2 B_1 B_0$ are reset.	ZF	
	WTTM	Write Limer	1 1 1 1	1001	1	1	TM++(E).(AC) TMF ++0	The E and AC contents are loaded in the timer. The TMF is reset.	тмғ	
Other	HALT	Halt	1 1 1 1	0110	1	1	Halt	All operations stop.		Only when all pine part PA are set at stop.
	NOP	No operation	0000	0000	ī	ī	No operation	No operation is performed, but 1 machine cycle is consumed.		

1 If the CLA instruction is used continuously in such a manner as CLA, CLA, —— the first CLA instruction only is effective and the following CLA instructions are char to the NOP instructions. This is also true of the LI instruction.

- --

٠.