CMOS IC



## Preliminary

## Overview

The LC58E7008 is an on-chip EPROM microcontroller in the LC58700X series of CMOS 4-bit single chip microcontrollers.

The LC58E7008 provides the same functionality as the LC587008 mask ROM version, and has the same pin layout. The LC58E7008 has a 16-Kbyte EPROM capacity, and corresponds to the LC587004, LC587006 and LC587008.

The LC58E7008 is provided in an 80-pin ceramic window package, and programs can be written and erased repeatedly. Thus it is optimal for use during program development.

# Applications

The LC58E7008 can be used for program and function evaluation in the following applications.

- System control of consumer products that use LCD displays, such as cameras, CD players and tuners
- Remote controllers for products such as VCRs or tuners
- System control of instruments that use LCD displays, such as miniature test equipment and medical equipment.
- The LC58E7008 is optimal for products that use LCD displays, in particular, battery operated products.

## Features

• Optional functions can be switched by EPROM data settings.

The LC58E7008 includes both program and option selection EPROM on-chip. The option selection EPROM can be used to specify almost all of the LC58700X options, including crystal/ceramic oscillator specifications, port hold transistor selection and segment PLA specifications. These option specifications allow functional and operational testing in the actual PC board used in the mass-produced end product. On-chip 16 Kbyte program EPROM

The on-chip 16 Kbyte program EPROM allows the LC58E7008 to be used to evaluate all three members of the LC58700X series. (See the series structure table on the next page.)

· Program and option data read/write

The program and option data can be read and written with a standard commercial EPROM writer by using a dedicated EPROM writing board. (256K equivalent) (Use either a programmer made by Advantest Corporation or an equivalent product as the EPROM programmer.)

• Pin correspondence

The LC58E7008 is pin compatible with the mask ROM versions. (There is no chip correspondence.)

# **Package Dimensions**

unit: mm 3152A-QFC80



## SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

## Series Structure

Type No.	LC587004	LC587006	LC587008	LC58E7008
ROM capacity	4 K × 16 bits	6 K × 16 bits	8 K × 16 bits	EPROM: 16 Kbytes
RAM capacity	512 × 4 bits			
Package	QIP80	QIP80	QIP80	QFC80 ceramic window package
Notes	Available in quantity	Available in quantity	Available in quantity	The on-chip EPROM window version will be available shortly.

## Usage Notes

The LC58E7008 is designed for use in developing and evaluating programs for the microcontrollers in the LC58700X series. However, there are differences between the LC58E7008 and the mask ROM versions. Keep the following points in mind when using the LC58E7008.

1. Notes on Reset

When the RES pin input changes from high to low, the reset state is cleared after the prescribed oscillator stabilization period has elapsed. The options and the segment PLA are set up during the first 256 cycles following the clearing of the reset state. Instructions are executed starting at location 0 after this setup phase has completed. (The options are undefined and the segment outputs are held at the  $V_{SS}$  level when the RES pin is high and during the first 256 cycles following the first 256 cycles following the reset state.)

- 2. Cover the LC58E7008's window with an opaque seal when writing data to EPROM.
- 3. The LC58E7008 and the mask ROM versions differ in the following points.

ltem	LC58E7008	Mask ROM versions (LC58700X)	Note
Operating temperature	10 to 40°C	-30 to 70°C	
Operating supply voltage	2.8 to 5.5 V	2.0 to 6.0 V	
Operating supply currents	5 μA typ. (3 V, 32 kHz crystał) 20 μA typ. (5 V, 32 kHz crystał) 400 μA typ. (5 V, 400 kHz ceramic) 500 μA typ. (5 V, 2 MHz ceramic) 700 μA typ. (5 V, 4 MHz ceramic)	4 μA typ. (3 V, 32 kHz crystal) 15 μA typ. (5 V, 32 kHz crystal) 400 μA typ. (5 V, 400 kHz ceramic) 500 μA typ. (5 V, 2 MHz ceramic) 700 μA typ. (5 V, 4 MHz ceramic)	Hold mode
Common segment output states at reset	Segment pins: VSS level (CMOS output) Common pins: N-channel open drain	Static operation (LCD drive output)	
Segment output states after the reset state is cleared	Off state	Off state/lit state	
Oscillator circuit specifications	CF/Xtal/CF + Xtal	CF/Xtal/CF + Xtal RC/RC+Xtal/EXT/EXT+Xtal	Option switching in the
Crystal oscillator circuit	32k/38k/65k (Note that this is 65k in the reset state)	321/381/65k	EPROM version is performed by writing
RES pin specifications	Open (reset on high)	Open (reset on high) Open (reset on low) Pull-up (reset on low) Pull-down (reset on high)	<ul> <li>data to the option EPROM.</li> <li>Option switching in mask ROM versions is</li> </ul>
N ports	Open drain output	Open drain output/CMOS output	<ul> <li>performed by</li> <li>specifying mask</li> </ul>
LCD drive specifications	Static 1/2 bias, 1/2 duty 1/2 bias, 1/3 duty 1/2 bias, 1/3 duty 1/3 bias, 1/4 duty 1/3 bias, 1/3 duty 1/3 bias, 1/4 duty (Substitute static when the LCD driver is not used.)	Static 1/2 bias, 1/2 duty 1/2 bias, 1/3 duty 1/2 bias, 1/3 duty 1/3 bias, 1/3 duty 1/3 bias, 1/3 duty 1/3 bias, 1/4 duty (Substitute static when the LCD driver is not used.)	options.
Number of specifiable strobes	00 1E However, 0E and 0F cannot be used with the 4 MHz specifications.	00 – 1E However, 0E and 0F cannot be used with the 4 MHz specifications.	

Note: Although the strobes number 00 to 1E can be used with CF 2 MHz and lower specifications, strobes number 0E, 0F and 1E cannot be used with the CF 4 MHz specifications.

#### **Pin Assignments**

Pin No.	Symbol	Pin No.	Symbol	Pin No.	Symbol	Pin No.	Symbol
1	COM2	21	V <sub>DD</sub> 2	41	N3 Output ports	61	Seg18
2	COM1	22	V <sub>DD</sub> 1	42	N4 J Culput ports	62	Seg19
3	CUP1	23	V <sub>SS</sub>	43	TST	63	Seg20
4	CUP2	24	VDD	44	Seg1	64	Seg21
5	RES	25	CFIN	45	Seg2	65	Seg22
6	INT	26	CFOUT	46	Seg3	66	Seg23
7	SO1	27	S1 ]	47	Seg4	67	Seg24
8	SO2 I/O, serial I/O	28	S2	48	Seg5	68	Seg25
9	SO3 ports	29	S3 Input ports	49	Seg6	69	Seg26
10	so4 ک	30	S4 J	50	Seg7	70	Seg27
11	A1 ]	31	ואז	51	Seg8	71	Seg28
12	A2 I/O ports	32	K2 KO sasta	52	Seg9	72	Seg29
13	A3 C ports	33	K3 I/O ports	53	Seg10	73	Seg30
14	A4 J	34	K4 🖌	54	Seg11	74	Seg31
15	P1 )	35	M1 )	55	Seg12	75	Seg32
16	P2 I/O ports	36	M2 I/O ports	56	Seg13	76	Seg33
17	P3 VO ports	37	M3	57	Seg14	77	Seg34
18	P4 /	38	M4 🤳	58	Seg15	78	Seg35
19	XTOUT	39		59	Seg16	79	COM4
20	XTIN	40	N2 Output ports	60	Seg17	80	COM3

Note: 1. The TST pin must be connected to V<sub>SS</sub> in normal operation. 2. When mounting the LC58E7008, do not use solder dip techniques.

## System Block Diagram



#### LC58E7008 System Block Diagram

RAM	: Data memory	В	: B register	STS4	: Status register 4
ROM	: Program memory	OPG	: ROM page flag	STS5	: Status register 5
DP	: Data pointer register	PC	: Program counter	PLA	: Program logic for
BNK	: Bank register	IR	: Instruction register		segment data and strobes
APG	: RAM page flag	STS1	: Status register 1	WAIT.C	: Wait time counter
AC	: Accumulator	STS2	: Status register 2		
ALU	: Arithmetic and logic unit	STS3	: Status register 3		

## **Pin Functions**

Pin	1/0	QIP-80 Pin No.	Function	Option	At reset
V <sub>DD</sub> V <sub>SS</sub>	_	24 23	Power supply		
			LCD drive power supply		
V <sub>DD</sub> 1 V <sub>DD</sub> 2	-	22 21	NON     1/1 bias     1/2 bias     1/3 bias       VDD     O     O     O     O       VDD1     O     O     O     O       VDD2     O     O     O     O       VSS     O     O     O     O		
CUP1 CUP2	=	3 4	Switching pin used to supply the LCD drive voltage to the VDD1 and VDD2 pins • Connect a nonpolar capacitor between CUP1 and CUP2 when 1/2 or 1/3 bias is used. • Leave open when a bias other than 1/2 or 1/3 is used.		
CFIN	Input	25	System clock oscillator connections <ul> <li>Ceramic resonator connection (CF specifications)</li> <li>RC component connection (RC specifications)</li> </ul>	CF specifications	
CFOUT	Output	26	External signal input pin (CFOUT is left open) This oscillator is stopped by the execution of a STOP or SLOW Instruction.	Not used	
XTIN	Input	20	Reference calculation (clock specifications, LCD alternation frequency), system clock oscillator • 32 kHz crystal resonator connection	<ul> <li>32k specifications</li> <li>65k specifications</li> </ul>	
XTOUT	Output	19	• 65 kHz crystal resonator connection This oscillator is stopped by the execution of a STOP instruction.	<ul> <li>38k specifications</li> <li>Not used</li> </ul>	
S1 S2 S3 S4	Input	27 28 29 30	Input-only ports • Input pins used to read data into RAM • Built-in 7.8 ms and 1.95 ms chatter exclusion circuits • Built-in pull-up/pull-down resistors Note: The 7.8 ms and 1.95 ms times are the times when ø0 is 32.768 kHz.	Transistors to hold a low or high level     Selection of either pull-up or pull- down resistors	<ul> <li>The pull-up or pull- down resistors are on.</li> <li>Note: These pins go to the floating state when reset is cleared.</li> </ul>
K1 K2 K3 K4	vo	31 32 33 34	<ul> <li>I/O ports</li> <li>Input pins used to read data into RAM</li> <li>Output pins used to output data from RAM</li> <li>Built-in 7.8 ms and 1.95 ms input-mode chatter exclusion circuits. The selection of 7.8 or 1.95 ms is linked to that for the S ports.</li> <li>Note: The 7.8 ms and 1.95 ms times are the times when ø0 is 32.768 kHz.</li> </ul>	<ul> <li>Transistors to hold a low or high level</li> <li>Selection of either pull-up or pull- down resistors</li> </ul>	<ul> <li>The pull-up or pull- down resistors are on.</li> <li>Note: These pins go to the floating state when reset is cleared.</li> <li>Input mode</li> <li>Output latch data is set high.</li> </ul>
M1 M2 M3 M4	vo	35 36 37 38	I/O ports • Input pins used to read data into RAM • Output pins used to output data from RAM • M4 is used as the external clock input pin in TM2 mode 3. • The minimum period for the external clock is twice the cycle time. • Built-in pull-up/pull-down resistors	The same as K1 to K4	The same as K1 to K4
A1 A2 A3 A4	vo	11 12 13 14	I/O ports <ul> <li>Input pins used to read data into RAM</li> <li>Output pins used to output data from RAM</li> <li>Built-in pull-up/pull-down resistors</li> </ul>	The same as K1 to K4	The same as K1 to K4
P1 P2 P3 P4	VO	15 16 17 18	VO ports Function: The same as pins A1 to A4	The same as K1 to K4	The same as K1 to K4

Pin	vo	QIP-80 Pin No.	Function	Option	At reset
SO1 SO2 SO3 SO4	VO .	7 8 9 10	<ul> <li>I/O ports</li> <li>Function: The same as pins A1 to A4</li> <li>Pins SO1 to SO3 area also used for the serial interface.</li> <li>Use of these pins in serial mode can be selected under program control.</li> <li>Pin functions: SO1: Serial input pin SO2: Serial output pin SO3: Serial clock pin</li> <li>The serial clock pin can be switched between Internal and external, and between rising edge output and falling edge output.</li> </ul>	<ul> <li>Transistors to hold a low or high level</li> <li>Selection of either pull-up or pull- down resistors</li> <li>Internal serial clock divisor selection I 1/1 II 1/2 III 1/4</li> </ul>	The same as K1 to K4
N1 N2 N3 N4	Output	39 40 41 42	<ul> <li>Output-only ports</li> <li>Output pins used to output data from RAM</li> <li>An alarm signal can be output from pin N4. (Note that this is only when the N4 output latch is low.)</li> <li>An alarm signal modulated at 1, 2 or 4 kHz can be output. (These frequencies are output when ø0 is 32.768 kHz.)</li> <li>A carrier signal can be output from N3. (Note that this is only when the N3 output latch is low.)</li> </ul>	Pin N1 to N4 output circuit type: I N-channel open drain     Pin N1 to N4 output level I High level II Low level	The output levels on pins N1 to N4 can be specified as an option.
INT	Input	6	Input ports • External interrupt request inputs • Input pins used to read data into RAM • Input detection can be performed on either rising or falling edges. • Built-in pull-up/pull-down resistors	<ul> <li>Transistors to hold a low or high level</li> <li>Selection of either pull-up or pull- down resistors</li> <li>Signal conversion (rising/falling) selection</li> </ul>	
RES	Input	5	LSI reset input • The LC58E7008 resets on a high level input Note: • An external resistor is required. • The reset pulse must be at least 200 µs.	<ul> <li>Only when the input resistor open specification is selected</li> </ul>	
TST	input	43	Test input Connect to V <sub>SS</sub> in normal operation.		
Seg1, Seg2 to Seg35	Output	44, 45 to 78	<ul> <li>LCD panel drive/general-purpose output <ul> <li>LCD panel drive</li> <li>STATIC</li> <li>STATIC</li> <li>STATIC</li> <li>STATIC</li> <li>II 1/2 bias - 1/2 duty</li> <li>III 1/2 bias - 1/3 duty</li> <li>IV 1/2 bias - 1/4 duty</li> <li>V 1/3 bias - 1/4 duty</li> <li>V 1/3 bias - 1/4 duty</li> <li>V 1/3 bias - 1/4 duty</li> <li>Types I to V can be specified as mask options.</li> </ul> </li> <li>General purpose output mode <ul> <li>CMOS</li> <li>P-channel open drain</li> <li>N-channel open drain</li> <li>Types I to III can be specified as mask options.</li> </ul> </li> <li>LCD/general purpose output control is handled by the segment PLA, and thus program control is not required.</li> <li>These pins support output latch control on reset and in standby states when the oscillators are stopped.</li> <li>Arbitrary combinations of LCD drive and general purpose outputs can be used.</li> </ul>	<ul> <li>LCD driver/ general-purpose output switching</li> <li>LCD drive type switching <ul> <li>STATIC</li> <li>1/2 bias - 1/2 duty</li> <li>1/2 bias - 1/3 duty</li> <li>1/2 bias - 1/4 duty</li> <li>1/2 bias - 1/4 duty</li> <li>1/3 bias - 1/4 duty</li> <li>1/3 bias - 1/4 duty</li> <li>General-purpose output circuit switching</li> <li>CMOS</li> <li>P-channel open drain</li> <li>Output latch control in standby modes</li> </ul> </li> </ul>	<ul> <li>LCD drive All segments off</li> <li>General-purpose outputs Low level</li> <li>Note: When a combination of LCD drive and general-pur- pose outputs, the output state is either all segments off or low level.</li> <li>These pins go to the V<sub>SS</sub> level during the reset period.</li> </ul>

Pin	٧O	QIP-80 Pin No.			Function			Option	At reset
		The table belo	<i>'</i>	these pins are frequency refi	ect a typical s				
COM1	COM1 2		Static duty	1/2 duty	1/3 duty	1/4 duty		These pins are n-	
COM2	Output	1		0	0	0			channel open-drain
COM3	1	80		· ×	0		0		outputs during the
COM4		79		×	×	0			reset period.
1				×	×	l ×			
			Alternation frequency	32 Hz	32 Hz	42.7 Hz	32 Hz		
			Note: A cross	( × ) indicates	that the pin is	not used with	that duty type.		

## **Usage Notes**

The following tools and software are required when the LC58E7008 is used.

The LC587000 Series Software Development Tools: For creating programs and option data.

Note that only MS-DOS machines are supported as the development host machine. See the LC587000 Series Software Development Tools manuals for details on the use of these tools.

EC5878.EXE: This is a program that converts and merges program and option data for the LC587000 series so that it can be written to the LC58E7008 EPROM.

EPROM writing board (adapter socket: W58E68Q): This is a socket adapter that allows a general-purpose PROM writer to be used to write program data to the LC58E7008.

General purpose PROM writer: The EVA-520 programmer that comes with the LC587000 Series Software Development Tools cannot be used. A general purpose PROM writer must be used.

This section describes the procedures used with the LC58E7008 and the EC5876.EXE program, which is one of the tools mentioned above. More details on LC587000 Series program development are available in LC587000 Series Users Manual and the manuals for the LC587000 Series Development Tools and the general purpose PROM writer.

1. Procedure (This flowchart describes the procedure used.)



- Note: There are differences in function and characteristics between the LC58E7008 and the LC587000 series mask ROM versions. Be sure to take these differences into account when testing the programmed LC58E7008. See the "Usage Notes" section for details on the differences.
- 2. Using the EC5876.EXE Program (Operation)

As shown in the figures below, the data to be written to the LC58E7008 consists of a program data area (instruction code area) and an option data area. The EC5876.EXE program applies a special conversion process to the option specification data to create the option data area data.

The EC5876.EXE program converts and merges program data and option data to create the data to be written to the LC58E7008.

· Start-up procedure

• Error messages
Error ON filename.HEX, FILE NOT FOUNDThe file "filename.HEX" was not found. The filename "filename.HEX" was incorrect.
Error ON MAKE LC5876, 5874, 5873, 5872The ROM data and the option data object microcontroller type did not agree. The ROM data must be created with a cross assembler and option specification software designed for the same microcontroller type.
Error ON filename.HEX, EOF NOT DETECTEDA hexadecimal record end marker was not found in the file "filename.HEX".
Error ON filename.HEX, ILLEGAL CHARACTERA character other than 0 to 9 or A to F was found in a hexadecimal context while reading the file "filename.HEX".
Error ON filename.HEX, ADDRESS OVERAn address in the file "filename.HEX" exceeded the allowed range.
Error ON filename.HEX, ILLEGAL FILEHDRThe header in the file "filename.HEX" is not for the LC5870 series. There was an error in the hexadecimal file
specification.
Error ON command line input,
INVALID NUMBER OF PARAMETERS
Error ON ILLEGAL, MASK OPTION DATA

· EPROM data structure

3FF



- Use of the W58E68Q EPROM Writing Board (Board used with both the LC58E68 and the LC58E76) The EPROM writing board is a socket adapter that fits the LC58E7008 to the device socket in a general-purpose PROM writer.
  - EPROM Writing Board Appearance



- · PROM writer settings
  - ROM type: 256 K, VPP = 21 V mode
     Start and stop addresses: Set these to 0000H and 40FFH.
- 4. Erasing LC58E7008 EPROM Data Use a general purpose EPROM eraser to erase data written to an LC58E7008.
- 5. Notes On Order Mask ROM
  - The following methods cannot be used to order LC587000 Series mask ROM products.
    - Use of ".HEX" files that were converted and merged for use in an LC58E7008
    - Use of an LC58E7008 itself
  - Ordering mask ROM
    - Use the program hexadecimal data generated by the cross assembler.
    - --- Use the option hexadecimal data generated by the option specification software.
    - Provide three EPROMs to which the program hexadecimal data has been written using a general purpose EPROM writer.
    - Provide three EPROMs to which the option hexadecimal data has been written using a general purpose EPROM writer.

# Specifications

The electrical characteristics listed here are provisional values and are subject to change.

# Absolute Maximum Ratings at $V_{SS}$ = 0 V, Ta = 25 $^{\circ}C$

							Rating	· · · · ·	L Lab
Parameter	Symbol		Cor	ndition/Pin		min	typ	max	- Unit
	V <sub>DD</sub>					-0.3		+6.0	V
Maximum supply voltage	V <sub>DD</sub> 1					-0.3		V <sub>DD</sub>	V
Maximum supply voltage Maximum input voltage	V <sub>DD</sub> 2					-0.3		V <sub>DD</sub>	V
	V <sub>I</sub> (1)	As allowe XTIN, CF	,	pecified ci	rcuit (figure 1)	Allowed up to t	he voltage tha	t appears	
Maximum input voltage	V <sub>J</sub> (2)	INT, TST			- 4, A1 - 4, RES, nput mode)	-0.3		V <sub>DD</sub> +0.3	v
· · · · · · · · · · · · · · · · · · ·	V <sub>O</sub> (1)	As allowe XTOUT,		peclfied ci	rcuit (figure 1)	Allowed up to the voltage that appears			
Maximum output voltage	V <sub>O</sub> (2)	K1 -4, P1 - 4, SO1 - 4, A1 - 4, N1 - 4, CUP1, CUP2, Seg1 - 35, COM1 - 4, (K, P, M, SO and A ports in output mode)				-0.3		V <sub>DD</sub> +0.3	v
	V <sub>O</sub> (3)	Open dra	in specific	ations	N1 to N4 (n-channel)	-0.3		+0.3 +13	v
	l <sub>O</sub> (1)	Per pin			• • • • • • • •	0		15	mA
	l <sub>O</sub> (2)	Per pin	N1 – 4		_	-10		0	mA
	l <sub>O</sub> (3)	Per pin	K1 – 4,	P1 – 4, M	1 – 4, SO1 – 4,	0		V <sub>DD</sub> +0.3 • that appears V <sub>DD</sub> +0.3 +13 15	mA
	l <sub>O</sub> (4)	Per pin	A1 – 4			-5		0	mA
Output pin current	Σ lO (1)	Total (su pin curre	,		P1 – 4, M1 – 4, I. A1 –4, N1 – 4,			70	mA
	Σ IO (2)	Total (su pin curre		Seg1 -		70		70	mA
Allowable power dissipation	Pdmax	For the C	FC80 win	idow cerai	nic flat package			500	mW
Operating temperature	Topr					10		40	°C
Storage temperature	Tstg					-55		+125	l •C

# Allowable Operating Ranges at $V_{SS}$ = 0 V, Ta = 25 $^{\circ}\mathrm{C}$

_						Unit		
Parameter	Symbol	Condi	Condition/Pin				typ	max
Supply voltage	VDD	No LCD specifications Static drive specification 1/2 bias specifications 1/3 bias specifications	ons: V <sub>DD</sub> :V <sub>DD</sub> 1 ⇒ :V <sub>DD</sub> 1 ∉	1 ≖ V <sub>DD</sub> 2 = V <sub>DD</sub> V <sub>DD</sub> 2 ≅ 1/2V <sub>DD</sub>	2.8		5.5	v
Data retention supply voltage	V <sub>HD</sub>	RAM and register contents retention voltage*		2.8		V <sub>DD</sub>	v	
Input high level voltage	V <sub>IH</sub> 1	A1 - 4, INT	S1 - 4, K1 - 4, P1 - 4, M1 - 4, SO1 - 4, A1 - 4, INT (K, P, M, SO and A ports in input mode)				V <sub>DD</sub>	<b>V</b> -
Input low level voltage	V <sub>IL</sub> 1	K, P, M, SO and A po					0.3 V <sub>DD</sub>	V
Input high level voltage	V <sub>IH</sub> 2	RES pin -			0.75 V <sub>DD</sub>		V <sub>DD</sub>	V
Input low level voltage	V <sub>IL</sub> 2				0	· · ·	0.25 V <sub>DD</sub>	V
Input high level voltage	V <sub>IH</sub> 3	CEIN nin		0.75 V <sub>DD</sub>		VDD	<b>v</b> "	
Input low level voltage	V <sub>IL</sub> 3	CFIN pin			0	•	0.25 V <sub>DD</sub>	V
Operating frequency 1	fopg1	V <sub>DD</sub> = 2.8 to 5.5 V, 32	kHz	XTIN/XTOUT	32		33	kHz
Operating frequency 2	fopg2	$V_{DD} = 2.8$ to 5.5 V, 38	kHz	crystal	37		39	kHz
Operating frequency 3	fopg3	V <sub>DD</sub> = 2.8 to 5.5 V, 65	kHz	oscillator	60		70	kHz
Operating frequency 4	topg4	V <sub>DD</sub> = 2.8 to 5.5 V			190		1200	kHz
Operating frequency 5	fopg5	V <sub>DD</sub> = 3.0 to 5.5 V			190		2300	kHz
Operating frequency 6	fopg6	V <sub>DD</sub> = 4.5 to 5.5 V	specir	lications	190		4200	kHz
Operating frequency 7	fopg7	V <sub>DD</sub> = 3.0 to 5.5 V	e = 4.5 to 5.5 V Pins SO1 and SO3 (in serial mode) The rising and falling		DC		200	kHz

Note: \* In a state with the CF/RC oscillator and the crystal oscillator completely stopped, and all internal circuits stopped

# Electrical Characteristics at $V_{DD}$ = 2.8 to 3.2 V, $V_{SS}$ = 0 V, Ta = 25°C

<b>-</b> .				Rating			
	Symbol		ondition/Pin	min	typ	max	- Unit
	R <sub>IN</sub> 1 A	VIN = 0.2 V <sub>DD</sub> , Low-level hold tra	nsistor +, Figure 2	60	300	1200	kΩ
	R <sub>IN</sub> 1 B	VIN = V <sub>DD</sub> , Pull-d	own resistor *, Figure 2	30	150	500	kΩ
	R <sub>IN</sub> 1 C	VIN = 0.8 V <sub>DD</sub> , High-level hold tra	ansistor *, Figure 2	60	300	1200	kΩ
han et an alatan an	R <sub>IN</sub> 1 D	VIN = V <sub>SS</sub> , Pull-u	p resistor *, Figure 2	30	150	500	kΩ
Input resistance	R <sub>IN</sub> 2 A	VIN = 0.2 V <sub>DD</sub> , IN	T low-level hold transistor	60	300	1200	kΩ
	R <sub>IN</sub> 2 B	VIN = V <sub>DD</sub> , INT p	ull-down resistor	300	1500	5000	kΩ
Dutput low level voltage	R <sub>IN</sub> 2C	VIN	T high-level hold transistor	60	300	1200	kΩ
	R <sub>IN</sub> 2 D	VIN = V <sub>SS</sub> , INT pu	ull-up resistor	300	1500	5000	kΩ
	R <sub>IN</sub> 3	VIN = V <sub>DD</sub> , With a pull-down r	resistor on the TST pin	20	70	300	kΩ
Output low level voltage	V <sub>OL</sub> (1)	IOL = 1.0 mA	N1 - 4			0.5	V
Output high level voltage	V <sub>OH</sub> (2)	IOH = -400 μA	K1 - 4, P1 - 4, M1 - 4, SO1 - 4, A1 - 4	V <sub>DD</sub> - 0.5			v
Output low level voltage	V <sub>OL</sub> (2)	IOL = 400 μA	(K, P, M, SO and A ports in output mode)			0.5	v
Output off leakage current	1 <sup>1</sup> OFF 1	VOH = 10.5 V	N1 – 4, Figure 10			1.0	μA
Segment port output impedance • When CMOS output ports are							
Output high level voltage	V <sub>OH</sub> (3)	IOH = -100 μA	Section 25	V <sub>DD</sub> – 0.5			V
Output low level voltage	V <sub>OL</sub> (3)	Aبر IOL = 100	V N1 - 4, Figure 10	l l l l l l l l l l l l l l l l l l l		0.5	V

Note: \* The 24 pins S1 to S4, K1 to K4, P1 to P4, M1 to M4, SO1 to SO4 and A1 to A4.

Parameter	Symbol		Cart	lition/Pin			Rating		Unit
Parameter	Symbol		Cond	nion/Pin		min	typ	max	
<ul> <li>When p-channel open drain output</li> </ul>	t ports are us	ed (See figure 1	11.)			, ,		· · · · · ·	
Output high level voltage	V <sub>OH</sub> (3)	ЮН <b>⊨</b> ~100 µ	ιA	Seg 1 to 3	5	V <sub>DD</sub> – 0.5			<u>v</u>
Output off leakage current	1 OFF1	VOL = V <sub>SS</sub>			-			1.0	μΑ
<ul> <li>When n-channel open drain output</li> </ul>	t ports are us		· ·						
Output low level voltage	V <sub>OL</sub> (3)	Aبر 100 ـــ IOL		Seg 1 to 3	5	ļ		0.5	V
Output off leakage current	1 OFF I	VOH = V <sub>DD</sub>				[]		1,0	μA
Static drive						<b>_</b>			
Output high level voltage	V <sub>OH</sub> (4)	IOH = -20 μA	<u>۱</u>	Seg 1 to 3	5	V <sub>DD</sub> - 0.2			<u> </u>
Output low level voltage	V <sub>OL</sub> (4)	IOL = 20 μA	-					0.2	<u> </u>
Output high level voltage	V <sub>OH</sub> (5)	ЮН = -100 µ		COM1		V <sub>DD</sub> - 0.2			<u>v</u>
Output low level voltage	V <sub>OL</sub> (5)	IOL = 100 μA				l [		0.2	<u>v</u>
• 1/2 bias	1 1 10							T T	
Output high level voltage	V <sub>OH</sub> (4)	IOH =20 μA	<b>\</b>	Seg 1 to 3	5	V <sub>DD</sub> - 0.2			<u> </u>
Output low level voltage	V <sub>OL</sub> (4)	IOL = 20 μA						0.2	<u> </u>
Output high level voltage	V <sub>OH</sub> (6)	ЮН = -100 µ				V <sub>DD</sub> – 0.2			V
Output middle level voltage	V <sub>OM</sub> 2-1	IOH = -100 μ IOL = 100 μA		COM1 4		V <sub>DD</sub> /2 - 0.2		V <sub>DD</sub> /2 + 0.2	v
Output low level voltage	V <sub>OL</sub> (6)	IOL = 100 μA						0.2	v
• 1/3 bias						1 1			
Output high level voltage	V <sub>OH</sub> (4)	IOH <b>⊨</b> 20 μA	4			V <sub>DD</sub> - 0.2			V
	Vom1-1	IOH =20 μA	λ		-	2V <sub>DD</sub> /3-0.2		2V <sub>DD</sub> /3 + 0.2	v
Output middle level voltage	V <sub>OM</sub> 1-2	IOL = 20 μA	-	Seg 1 to 3	5	V <sub>DD</sub> /3 - 0.2		V <sub>DD</sub> /3 + 0.2	٧
Output low level voltage	V <sub>OL</sub> (4)	IOL = 20 μA		Seg 1 to 35				0.2	v
Supply leakage current	1 <sub>LEK</sub> (1)	V <sub>DD</sub> = 3.0 V		Ta = 25℃, Figure 3	STOP mode,		1.0		μA
		V <sub>DD</sub> = 3.0 V		S1 - 4, K1	- 4, P1 - 4, D1 - 4, A1 - 4,				
Input leakage current	IOFF	VIN = V <sub>DD</sub>		INT, RES (K, P, M, SO and A ports in input				1.0	μΑ
		VIN = V <sub>SS</sub>		mode, INT open spec	and RES pin ifications)	-1.0			μA
Output voltage 1	V <sub>DD</sub> 1-(1)	V <sub>DD</sub> = 3.0 V, 1/2 bias, topg Figure 4			V <sub>DD</sub> 1 = V0		1.5		v
	V <sub>DD</sub> 2-(1)	V <sub>DD</sub> = 3.0 V,			V-1 V0		2.0		٧
Output voltage 2	V <sub>DD</sub> 2–(2)	1/3 bias, lopg	) = 32.70	68 kHz,	V <sub>DD</sub> 1 = V0 V <sub>DD</sub> 2 = V0		1.0		v
		Figure 4	To _ /	2500 0000	al oscillator	·····		┥──┤	
Supply current 1	l I <sub>DD</sub>   1	V <sub>DD</sub> = 3.0 V	specif Cg = 2	fications, Cr 20 pF, CI = mode, LCI	ystal: 32 kHz,		5.0		μA
Supply current 2	I <sub>DD</sub>   2	V <sub>DD</sub> <b>≃ 3</b> .0 V	specif or 65 CI = 2	Ta = 25°C, Crystal oscillator specifications, Crystal: 38 kHz or 65 kHz, Cg = 10 pF, Cl = 25 kΩ, HALT mode, LCD at 1/3 bias, Figure 6			10.0		μA
Supply current 3	I <sub>DD</sub>   3	V <sub>DO</sub> = 3.0 V	specif Cog =	Ccd = 330 mode, LCI	F: 400 kHz,		150		μA
Supply current 4	H <sub>DD</sub> 14	V <sub>DD</sub> = 3.0 V	specif Ccg =	25°C, CF os fications, CF Ccd = 100 at 1/3 bias,	F: 1 MHz, pF, HALT mode		200		μA

.

Parameter	Symbol		Condition/Pin	min	typ	max	Unit
Oscillator start time	TSTT	V <sub>DD</sub> = 2.8 V	Crystal oscillator specifications, with a 32 kHz crystal Cl $\leq$ 25 kΩ, Cg = 20 pF			5	S
Oscillator stabilization degree	∆f	V <sub>DD</sub> = 2.95 to 3.05 V	Figure 6			3	ррт
Oscillator start time	I TSTT I	V <sub>DD</sub> = 2.8 V	Crystal oscillator specifications, with a 38 or 65 kHz crystal XCg = 10 pF, CI $\leq$ 25 k $\Omega$ Figure 6			5	S
Oscillator start time	TSTT	V <sub>DD</sub> = 2.8 V	CF oscillator specifications, with a 400 kHz CF used Ccg = Ccd = 330 pF, Figure 7			30	ms
Oscillator start time	TSTT	V <sub>DD</sub> = 2.8 V	CF oscillator specifications, with an 800 kHz CF used Cog = Cod = 220 pF or 100 pF Figure 7			30	ms
Oscillator compensation capacitance	Cd	V <sub>DD</sub> = 3.0 V	XTOUT pin (built-in)		20		pF

# Electrical Characteristics at $V_{DD}$ = 4.5 to 5.5 V, $V_{SS}$ = 0 V, Ta = 25 $^{\circ}\mathrm{C}$

· · · · · · · · · · · · · · · · · · ·					Rating			
Parameter	Symbol	Cor	idition/Pin	min	typ	max	Unit	
	R <sub>IN</sub> 1 A	VIN = 0.2 V <sub>DD</sub> , Low level hold trans	istor *, Figure 2	30	120	500	kΩ	
	R <sub>IN</sub> 1 B	VIN = V <sub>DD</sub> , Pull-dov	vn resistor *, Figure 2	10	50	200	kΩ	
	R <sub>IN</sub> 1 C	VIN = 0.8 V <sub>DD</sub> , High level hold trans	sistor *, Figure 2	30	120	500	kΩ	
	R <sub>IN</sub> 1 D	VIN = V <sub>SS</sub> , Pull-up	resistor *, Figure 2	10	50	200	kΩ	
Input resistance	R <sub>IN</sub> 2 A	VIN = 0.2 V <sub>DD</sub> , INT	low level hold transistor	30	120	500	kΩ	
	R <sub>IN</sub> 2B	VIN = V <sub>DD</sub> , INT pull	-down resistor	100	500	2000	kΩ	
	R <sub>IN</sub> 2C	VIN = 0.8 V <sub>DD</sub> , INT	high level hold transistor	30	120	500	kΩ	
	R <sub>IN</sub> 2 D	VIN = V <sub>SS</sub> , INT pull	-up resistor	100	500	2000	kΩ	
	R <sub>IN</sub> 3	VIN = V <sub>DD</sub> . With a pull-down re	sistor on the TST pin	20	70	300	kΩ	
Output low level voltage	V <sub>OL</sub> (1)	IOL = 10.0 mA	N1 – 4			0.5	V	
Output high level voltage	V <sub>OH</sub> (2)	IOH = −1.0 mA	K1 – 4, P1 – 4, M1 – 4, SO1 – 4, A1 – 4	V <sub>DD</sub> – 0.5	V <sub>DD</sub> – 0.2		v	
Output low level voltage	V <sub>OL</sub> (2)	IOL = 2.0 mA	(K, P, M, SO and A ports in output mode)		0.2	0.5	v	
Output off leakage current	OFF	VOH = 10.5 V	N1 – 4. Figure 10			1.0	μΑ	
Segment port output impedance • When CMOS output ports are us	sed							
Output high level voltage	V <sub>OH</sub> (3)	IOH = -500 μA	Seg 1 to 35	V <sub>DD</sub> - 0.5	V <sub>DD</sub> - 0.2		V	
Output low level voltage	V <sub>OL</sub> (3)	IOL = 500 µA	36g 1 10 33			0.5	l v	
<ul> <li>When p-channel open drain outp</li> </ul>	out ports are us	ed (See figure 11.)						
Output high level voltage	V <sub>OH</sub> (4)	1OH = -500 μA	Seg 1 to 35	V <sub>DD</sub> – 0.5	V <sub>DD</sub> – 0.2		V	
Output off leakage current	I OFF	VOL = V <sub>SS</sub>	3eg 1 (0 35			1.0	μΑ	
<ul> <li>When n-channel open drain out;</li> </ul>	out ports are us	ed (See figure 11.)						
Output low level voltage	V <sub>OL</sub> (4)	IOL = 500 µA	Seg 1 to 35		0.2	0.5	V	
Output off leakage current	1 OFF	VOH = V <sub>DD</sub>	Seg 1 to SS			1.0	μA	
Static drive								
Output high level voltage	V <sub>OH</sub> (4)	IOH = -40 µA Seg 1 to 35		V <sub>DD</sub> - 0.2			V	
Output low level voltage	V <sub>OL</sub> (4)	IOL = 40 μA	008 110 00			0.2	V	
Output high level voltage	V <sub>OH</sub> (6)	Aµ OOH == –400 A	COM1	V <sub>DD</sub> - 0.2			V	
Output low level voltage	V <sub>OL</sub> (6)	Aµ IOL = 400				0.2	<u> </u>	
			34 and 84 to 84					

Note: \* The 24 pins S1 to S4, K1 to K4, P1 to P4, M1 to M4, SO1 to SO4 and A1 to A4.

Decemeiar	Quert al	DI Condition/Pin			Rating					
Parameter	Symbol				ndition/Pin		min	typ	max	Unit
• 1/2 bias										
Output high-level voltage	V <sub>OH</sub> (4)	IQH = -40 μA IOL = 40 μA			- Seg 1 to 35		V <sub>DD</sub> – 0.2			V
Output low-level voltage	V <sub>OL</sub> (4)				agii to 3:	)			0.2	V
Output high-level voltage	V <sub>OH</sub> (6)	IOH =400 μA					V <sub>DD</sub> – 0.2		· · · ·	٧
Output middle- level voltage	V <sub>OM</sub> 2-1	IOH = -400 μA IOL = 400 μA		c	COM1 - 4		V <sub>DD</sub> /2 - 0.2		V <sub>DD</sub> /2 + 0.2	v
Output low-level voltage	V <sub>OL</sub> (6)	IOL = 4	- Αμ 00						0.2	<u> </u>
• 1/3 bias							I			
Output high-level voltage	V <sub>OH</sub> (4)	IOH = -	-40 µA				V <sub>DD</sub> - 0.2			v
	V <sub>OM</sub> 1-1	IOH =40 μA IOL = 40 μA			Seg 1 to 35		2V <sub>DD</sub> /3 - 0.2		2V <sub>DD</sub> /3 + 0.2	
Output middle-level voltage	V <sub>OM</sub> 1-2			Se			V <sub>DD</sub> /3 - 0.2		V <sub>DD</sub> /3 + 0.2	v
Output low-level voltage	V <sub>OL</sub> (4)	IOL = 4	10 μA		-				0.2	v
Output high-level voltage	V <sub>OH</sub> (6)		-400 μA				V <sub>DD</sub> - 0.2		0.2	v
	1		· · · · · · · · · · · · · · · · · · ·		4				0)( (2), 0.0	
Output middle-level voltage	V <sub>OM</sub> 2-1	IOH = -	–400 µА 100 µА		OM1 – 4		$2V_{DD}/3 - 0.2$	······	$2V_{DD}/3 + 0.2$	<u>v</u>
	V <sub>OM</sub> 2-2				4		V <sub>DD</sub> /3 – 0.2		V <sub>DD</sub> /3 + 0.2	<u> </u>
Output low-level voltage	V <sub>OL</sub> (6)	IOL = 4	iυυ μΑ	·   -		<u></u>	┨────┤		0.2	٧
Supply leakage current	ILEK (1)	V <sub>DD</sub> =	5.5 V	Fi	Ta = 25°C, Stop mode, Figure 3			1.0		μA
input leakage current	IOFF	V <sub>DD</sub> =	V <sub>iN</sub> = V	V <sub>DD</sub> SO	01 – 4, A ES (K, P,	- 4, M1 - 4, 1 - 4, INT, M, SO and A			1.0	μA
		5.5 V	V <sub>iN</sub> = V	V <sub>SS</sub> ar	orts in inp nd RES p pecificatio	,	-1.0			μA
Output voltage 1	V <sub>DD</sub> 1-(1)			1 = C2 = 32.768	0.1 μF kHz	V <sub>DD</sub> 1 = V0 Figure 4		2.5		v
Output voltage 2	V <sub>DD</sub> 2-(1)	V <sub>DD</sub> = 5.0 V, C1 = 0 1/3 bias, fopg = 32.						3.33		V
	V <sub>DD</sub> 2–(2)							1.67	+	v
	•002-(2)							1.07	·   ···	v
Supply current 1	1 <sub>00</sub>  1	V <sub>DD</sub> = -	5.0 V	Ta = 25°C, Crystal oscillat specifications, Crystal: 32 Cg = 20 pF, Cl = 25 k $\Omega$ HALT mode, LCD at 1/3 b Figure 6		ystal: 32 kHz, 25 kΩ		20		μА
Supply current 2	11 <sub>DD</sub> 12	V <sub>DD</sub> =	5.0 V	$\label{eq:transform} \begin{array}{l} Ta = 25^\circ\text{C}, \mbox{ Crystal oscillator} \\ \text{specifications, Crystal: 38 kHz} \\ \text{or 65 kHz, Cg} = 10 \mbox{ pF}, \\ \text{Cl} = 25 \mbox{ k}\Omega, \mbox{ HALT mode, LCD} \\ \text{at 1/3 bias, Figure 6} \end{array}$			30		μА	
Supply current 3	lt <sub>DD</sub>   3	V <sub>DD</sub> =	5.0 V	Ta = 25°C, CF oscillator specifications, CF: 400 kHz, Ccg = Ccd = 330 pF HALT mode, LCD at 1/3 bias, Figure 7			400		μA	
Supply current 4	I I D   4	V <sub>DD</sub> =	5.0 V	specifica Ccg = Cc	cd = 100	cillator F: 1 MHz, pF, HALT 3 bias, Figure 8		450		μA
Supply current 5	I <sub>DD</sub>   5-1	_ V <sub>DD</sub> =	5.0 V	Ta = 25°C, CF oscillator specifications, CF: 2 MHz, Ccg = Ccd = 33 pF, HALT mode, LCD at 1/3 bias, Figure 8				500		μA
Supply current 6	1 IDD   6-1	V <sub>DD</sub> =	5.0 V	specifica Ccg = Co	Ta = 25°C, CF oscillator specifications, CF: 4 MHz, Ccg = Ccd = 33 pF, HALT mode, LCD at 1/3 bias, Figure 8			700		μA
Oscillator compensation capacitance	Cd	V <sub>DD</sub> =	5.0 V	XTOUT (	pin (built-	·in)		20		рF



Xtal

Figure 1-(1) Specified Oscillator Circuit (XT pln)



Figure 2 S, K, P, M, SO and A Port Input Circuit

## (Reference) **Recommended Ceramic Resonators for Mask ROM Versions**

Manufacturer		Murata Mfg. C	o., Ltd.	Kyocera Corporation			
Frequency	Item	Type No.	Ccg (pF)	Ccd (pF)	Type No.	Ccg (pF)	Ccd (pF)
400 kHz		CSB400P	330	330	KBR-400B	330	330
800 kHZ		CSB800J	220	220	KBR-800H	100	100
1 MHz		CSB1000J	220	220	KBR-1000H	100	100
2 MHz		CSA2.00MG, CST2.00MG	33	33	KBR-2.00MS	33	33
4 MHz		CSA4.00MG, CST4.00MG	33	33	KBR-4.00MS	33	33



	PRE 19 1911 1 1011 1011 1011 1011 1011 101
	$t_{CKCY} \cdots \cdots 5 \mu s$ MIN
į.	$t_{CKL} = t_{CKH} \cdots 2.4 \ \mu s$ MIN
	$t_{1CK} \cdots \cdots 1 \mu s$ MIN
Ì	$t_{CKI} \cdots \cdots 1 \mu s$ MIN
	$t_{CXO} \cdots \cdots 1 \mu s$ MAX
	VDD=3.0~5.5V
i	





Figure 14 Timer 2 External Clock Input Timing (in external clock mode: pin M4)



Figure 1-(2) Specified Oscillator Circuit (CF pln)



Figure 3 Supply Leakage Current Test Circuit



Figure 4 Output Voltage Test Circuit





Figure 6 Supply Current Test Circuit





## Figure 3

- In the stop state
- With the S-port input resistors on
- With the I/O ports in output mode with high level data values
- With the INT pin built-in resistor connected and in the open state
- With an external pull-down resistor on the RES pin
- The LCD-port values do not include the external component currents.
- With a crystal frequency between 32 and 65 kHz
- With CF between 200 kHz and 4 MHz

Figures 4 and 5

- With a crystal frequency of 32 kHz
- C1, C2, and C3 are 0.1  $\mu F$  capacitors.
- With the LCD ports open
- With CD between 200 kHz and 4 MHz



Figure 5 Output Voltage Test Circuit



Figure 7 Supply Current Test Circuit



Figure 10 Pin N1 to Pin N4 Circuits



Figure 11 Segment Pin Open Drain Circuits

