CMOS LSI

LC1707PLF — FM multiple tuner IC

Overview:

Application Note

LC01707PLF is a vehicle-mounted FM multiple tuner IC with FM-FE, IF, IF-Filter, PLL, FM-DEMO and LPF incorporated. An FM multiple tuner can be developed with this one chip. It makes up a small-sized FM multiple tuners which can be mounted on PND.

Functions:

- It is the FM tuner IC exclusively for the FM multiple.
- Image reduction complex BPF is incorporated
- Narrow Band IF AGC is incorporated
- DLL detection method is adopted for the FM detection circuit, and it is not necessary to adjust.
- LPF for the carrier removal is incorporated.
- It is a BUS control tuner IC which can be controlled by controlled by I²C BUS.

Typical Applications:

- •DARC tuner for AVN, PND and Car Audio System
- •RDS tuner for AVN, PND and Car Audio System

Specifications:

Maximum	Ratings	at Ta = 25°C	
---------	---------	--------------	--

Parameter	Symbol	Conditions	Ratings	Unit	
Supply voltage	V _{DD} max		4.3	V	
Maximum input voltage	V _{DD} H		4.3	V	
Maximum output voltage	V _{DD} L		4.3	V	
Power dissipation	Pd max	Ta = 85°C *1	700	mW	
Operating ambient	Topr		-40 to 85	°C	
Storage temperature	Tstg		-55 to 150	°C	
Maximum junction	Tj max		150	°C	

*1: Board size: 80mm × 70mm × 1.6mm Glass epoxy double-sided board

The content specified herein is subject to change for improvement without notice. The content specified herein is for the purpose of introducing products, if you wish to use any such products, please be sure to refer the datasheet, which can be obtained upon request.

- LNA is incorporated
- Wide / Narrow Band RF AGC is incorporated Image rejection is adopted
- IC requires fewer external components.
- •SCA tuner for AVN, PND and Car Audio System



http://onsemi.com

ON Semiconductor®

Recommended Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range	VDD		3.0 to 3.6	V
Recommended supply temperature	V _{DD}		3.3	V

Electrical Characteristics at $Ta = 25^{\circ}C$, $V_{DD} = 3.3V$,

fc = 83MHz, VIN=60dB μ VEMF, fm=1kHz, Audio filter: HPF=100Hz, LPF=15kHz

Resister setting: IF AGC (02h) =6(110), RF AGC (00h) =0(0000)

DLL demodulator loop gain setting (09h) =1(01), Mono multi center setting (09h) =7(0111)

Parameter	Symbol		Ratings			Unit	
Falametei	Symbol	Conditions	min	typ	max	Onit	
Practical sensitivity 1	SN30	22.5kHz dev, fm=1kHz, S/N=30dB		12	20	dBµEM	
(S/N30dB)		input level				F	
Practical sensitivity 2	SN10	7.5kHz dev, fm=76kHz, S/N=10dB		27		dBµEM	
(S/N10dB)		input level *1				F	
S/N1	SN1	22.5kHz dev, fm=1kHz	34	44		dB	
S/N2	SN2	7.5kHz dev, fm=76kHz *1		21		dB	
Total harmonic distortion	THD_1	22.5kHz dev, fm=1kHz		0.5		%	
rate 1							
Total harmonic distortion	THD_2	75.0kHz dev, fm=1kHz		0.5		%	
rate 2							
AM suppression ratio	AMR	AM 30% mod	34	44		dB	
Image rejection ratio	IMR	22.5kHz dev, fm=1kHz		32		dB	
Audio output level 1	AD01	7.5kHz dev, fm=1kHz *1	26	39	70	mVrms	
Audio output level 2	AD02	7.5kHz dev, fm=76kHz *1	15	23	41	mVrms	
Consumption current	IDD	No signal input		106	170	mA	

*1: Audio filter: HPF=100Hz, LPF=OFF

Package Dimensions:

unit : mm (typ) 3408



Pin I	Description:		
Pin	Pin name	I/O	Function
No.			
1	NAGC	0	Narrow band AGC detection capacitance connecting pin
2	WAGC	0	Wide band AGC detection capacitance connecting pin
3	VSS	Р	GND pin for IF
4	NC	-	
5	NC	-	
6	V _{DD}	Р	Supply pin for LNA
7	LNA_A	I	LNA +input pin
8	VSS	Р	GND pin for LNA
9	LNA_N	I	LNA -input pin
10	NC	-	
11	NC	-	
12	VSS	Р	GND pin for 1 st Mixer
13	СР	0	PLL charge pump capacitance connecting pin
14	V _{DD}	Р	Supply pin 1 st Mixer
15	V _{DD}	Р	Supply pin for local oscillation
16	LO_1	0	Inductor connecting pin for local oscillation
17	VSS	Р	GND pin for local oscillation
18	LO_2	0	Inductor connecting pin for local oscillation
19	NC	-	
20	NC	-	
21	NC	-	
22	NC	-	
23	DEVER	I	Device address setting pin
24	V _{SS}	Р	GND pin for PLL and logic
25	XTAL	I	Crystal resonator connecting pin (Clock input pin)
26	SD	0	Station detector pin
27	NC	-	
28	NC	-	
29	NC	-	
30	INT	0	Test pin
31	SCL	I	Serial data clock input
32	SDA	I	serial data input-output
33	V _{DD}	Р	Supply pin for PLL and logic
34	SMETER	0	S-meter output
35	VDD	Р	Supply pin for IF
36	LPFO	0	Demodulation output (after band limitation)
37	DEMOO	0	Demodulation output
38	LPFI	I	Demodulation signal input pin
39	DEMOC	0	Capacitance connecting pin for demodulation detection
40	NC	-	
41	NC	-	
42	NC	-	
43	NC	-	
44	GND	Р	GND pin

Pin Function:

Pin No.	Pin name	Function	Equivalent circuit
1	NAGC	Narrow band AGC detection capacitor connection pin.	VDD VDD VDD VDD VDD VDD VDD VDD
2	WAGC	Wide band AGC detection capacitor connection pin.	
3	VSS	GND pin for IF.	
4	NC	No connection.	
5	NC	No connection.	
6	V _{DD}	Supply pin for LNA.	
7 8 9	LNA_P VSS LNA_N	Pin 7 is + input pin for LNA. Pin 8 is GND pin for LNA. Pin 9 is - input pin for LNA.	
10	NC	No connection.	
11	NC	No connection.	
12	V _{SS}	GND pin 1st mixer for the 1 st mixer.	
13	CP	PLL charge pump capacitor connection pin.	$V_{DD} \stackrel{\bullet}{\rightarrow} V_{DD}$
14	VDD	Supply pin for the 1 st mixer.	
15	VDD	Supply pin for local oscillator.	

Continued on next page.

Continued from preceding page.

Pin No.	Pin name	Function	Equivalent circuit
16 17 18	LO_1 VSS LO_2	Pin 16 is inductor connection pin for local oscillator. Pin 17 is GND pin for local oscillator. Pin 18 is inductor connection pin for local oscillator.	VDD [®] + + + + + + + + + + + + + + + + + + +
19	NC	No connection.	
20	NC	No connection.	
21	NC	No connection.	
22	NC	No connection.	
23	DEVAR	Device address setting pin.	
24	VSS	PLL_logic GND pin.	
25	XTAL	Crystal oscillator connection pin (clock input pin).	V_{DD}
26	SD	Station detector pin.	
30	INT	Test monitor pin.	
27	NC	No connection.	
28	NC	No connection.	
29	NC	No connection.	

Continued on next page.

Continued from preceding page.

Pin No	Pin name	Function	Equivalent circuit
31	SCL	Serial data clock input.	$V_{DD} + $
32	SDA	Serial data input/ output.	
33	V _{DD}	PLL_logic supply voltage pin.	
34	SMETER	S-meter output.	
35	VDD	IF supply voltage pin	
36	LPFO	Demodulator output (After band limit).	
37	DEMOO	Demodulator output.	$V_{DD} \downarrow $
38	LPFI	Demodulator signal input pin.	VDD 38 500Ω 100kΩ 1μ 1pF

Continued on next page.

Continued from preceding page.

Pin No.	Pin name	Function	Equivalent circuit
39	DEMOC	Capacitor connection pin for demodulator detection.	$ \begin{array}{c} $
40	NC	No connection.	
41	NC	No connection.	
42	NC	No connection.	
43	NC	No connection.	
44	GND	GND pin.	(Pin_3) VSS (Pin_8) (Pin_12) VSS (Pin_17) VSS (Pin_24)

TYPICAL PERFORMANC CURVES

Input/output characteristics

fm=1kHz, 30% HPF=100Hz, LPF=15kHz RF AGC(00h)=0(0000) IF AGC(02h)=6(110)

Input/output characteristics

fm=76kHz, 4%,10%, HPF=100Hz, LPF=OFF RF AGC(00h)=0(0000) IF AGC(02h)=6(110)



IF AGC bit vs. S/N

THD input/output characteristics

fm=1kHz,30% HPF=100Hz, LPF=OFF RF AGC(00h)=0(0000), IF AGC(02h)=variable fm=1kHz, 30%, 100% HPF=100Hz, LPF=15kHz RF AGC(00h)=0(0000), IF AGC(02h)=6(110)



composite output vs. mod frequency

BER input/output characteristics

fm=1kHz, 30%, 100% HPF=variable, LPF variable RF AGC(00h)=0(0000), IF AGC(02h)=6(110)

RF AGC(00h)=0(0000), IF AGC(02h)=6(110)



S/N30dB sens vs. frequency

fm=1kHz, 30% filter=DIN AUDIO RF AGC(00h)=0(0000), IF AGC(02h)=6(110)

S/N10dB sens vs.frequency

fm=76kHz, 10% filter=FLAT RF AGC(00h)=0(0000), IF AGC(02h)=6(110)



BER0.02% sens vs. frequency

MSK=10%

BER0.02% sens vs. frequency

MSK=4%



N & W AGC bit vs. on level

on level: AGC pin voltage >0.3V WAGC:NB chk off

NAGC:WB chk off

S-meter input/output characteristics

mod-off WB:chk off

RF AGC(00h)=0(0000), IF AGC(02h)=variable



WAGC input/output characteristics

RF AGC(00h)=variable, IF AGC(02h)=6(110)

mod-off NB:chk off



NAGC input/output characteristics

RF AGC(00h)=0(0000), IF AGC(02h)=variable mod-off WB:chk off



Supply Voltage Characteristics



THD







SD sens

AMR

IDDO

IF AGC(02h)=2(010) SD=0



Temperature Characteristics



THD







SD sens

AMR

IDDO

IF AGC(02h)=2(010) SD=0



IMR

Example of applied circuit 1(constant is tentative):



* Culprits oscillation circuit is used in this IC as a crystal oscillation circuit. Caution is required for layout of the board because oscillation between pin25 and power source and GND line.

* The margin of crystal oscillation changes due to the combination of the IC, a crystal oscillator and a board layout. This independent IC does not quarantine the oscillation operation.

* This IC uses the signal of FM band frequency (VCO divided into 1/4) which leaks into ANT pin. If the VCO leakage affects the performance of the system, make sure to connect an isolator on ANT pin path.

Component	Parameter	Value	Type	Supplier
L1/L2	Local OSC coil	2.7nH	C2012H-2N7D-RD	SAGAMI
L3	Differential input coil	120nH	C2012H-R12G-RC	SAGAMI
X1	Crystal	7.2MHz	SMD-49	KDS
			AT-49	KDS
			EXS00A-A01145	NDK
			EXS00A-A01146	NDK

Example of applied circuit 2



■ RF-IN LC circuit value 1. JPN band (76MHz-90MHz) Input : C=100pF, L=120nH 7PIN-GND : C=27pF 9PIN-GND : C=47pF



2. US band (88MHz-108MHz) Input : C=82pF, L=100nH 7PIN-GND : C=18pF 9PIN-GND : C=33pF



Board pattern layout guide:

Top View (component side)



BOTTOM view (back side)



LC01707PLF controller manual:

1. How to connection

- 1) Power Supply voltage of 3.3V
- 2) Connected to an exclusive cable between parallel port and interface boards



2. How to start of controller

•Defrost an LC01707ControllerVxXX.zip file



•Double-click LC01707Controller.exe file When normalcy works, a [Tuning] screen opens.

🧵 LC01707 Controller Vx.00 (LPT-IIC)					
Tuning Register Se	etting Radio cont CB	ANK DEMO	🔽 debug		
FM 83.000 MHz	Step/Scan(long) Down	SD Level ↓ ▼ Image Cance			
Tuning mode ● SW ○ HW	Step Frequency © 50kHz ⓒ 100kHz	No band chec Process Time: 47	k 'msec		
Measure Frequency IF 600 kHz	FODET 1802	kHz IM [0 kHz		
Polling stop	DRS 7		SD		
			CPL Check		
Interface LPT: 0378h					

When the next message is given, please reconfirm connection and power supply.



3. Description of all parts

• [Tuning] tab

Frequency setting and confirmation are possible.

LC01707 Controller Vx.00 (LPT-IIC)	
Tuning Register Setting Radio cont CBANK DEMO	🔽 debug
Tuning Step/Scanbong) SD level A Down I Up SD Level FM 83.000 MHz Mage Cancel Tuning mode Step Frequency No band check Image Cancel No band check Process Time: 47mse Measure Frequency If 600 kHz FODET 1802 kHz IM	d SD terminal state
Polling stop DRS 7	SD
Field strength level CF	L Check
Stop update of frequency and field strength level indication *Please check it at the time of the characteristics evaluation of the device	
Interface LPT: 0378h	

a. Tuning

It input frequency and am tuned up with the enter key

b. Step/Scan

Short push : 1step tuning Long push : scan tuning

c. Step Frequency

Choose step frequency

*The step frequency of the Reg.02h(DFSEL) setting is 50kHz fixation

- d. Image detection change ON-OFF check box
- No check . . . Automatically image detection OFF
- Check . . . Automatically image detection ON
- e. Reception band limitation ON-OFF check box
 No check (Normal) . . . Reception Band is 76MHz 90MHz
 Check (For Debugging) . . . The reception frequency range becomes same as

Check (For Debugging) . . . The reception frequency range becomes same as VCO movement range

f. CPL Check button

You can confirm a CP terminal voltage form IIC by clicking it

• [Register] tab

Direct read/write can do a register value

LC01707 Controller Vx.00 (LPT-IIC)
Tuning Register Selt input a bic value CBANK DEMO I debug Register Value *It is written in by the enter key Save of the register Add. +0 +1 +2 +3 +4 +5 +6 +7 +8 +9 +A +B +C +D +E F value of the register 00h 00 09 FF 7F 03 4C 4C 17 02 40 0A 94 06 56 10h 00 0F 00 01 15 0F 7F 00 00 00 00 12 12 14 14 14 14 15 15 15 16 17 12 10 00 00 00 00 00 00 00 00 00 00 00 00 00 16 17 12 10 00 00 15 15 17 10
20n UA UA IS to
2 0 DWAG[2] 0 DWAG[1] 1 0 DWAG[0] Initialization of the register value Register Read/Write (Because cap-bank of Local VCO is initialization of the register value (Because cap-bank of Local VCO is initialization once.) Interface LPT: 0378hr It is read/write with a register value individually

4. How to end of controller

Please click button of the window top right corner

5. How to un-installation

Please delete the folder which you made with section 2.

6. Description of other tabs

[Setting] tab

📜 LC01707 Con	troller Vx.00 (Ll	РТ-ЦС)	🛛				
Tuning Register Setting Radio cont CBANK DEMO							
Xtal Current Setting Twice normal X'tal oscillator circuit current setting : twice current double / normal- current normal							
C ENCPLEVEL	ENPRO	🔽 ENPD	ENCP				
C ENREF	🔽 ENXTAL	ENDEMO	C ENFST				
ENLEVELDET	💌 ENRFMIX	ENIFLPF	🔽 ENDET				
🔽 ENLNA	ENSMETER V LOEN V ENPLL						
🔽 ENIMRSSI							
ENIFCOUNT ENFOOSC ENIFFRED							
Enable setting of the IC internal circuit							
Interface LPT: 0378h			Init. <u>F</u> M				

About IC internal circuit enable setting

- ENPE . . . Whole circuit enable
- ENCPLEVEL . . . Charge pump level comparator enable
- ENPRO . . . Program counter enable
- ENPD . . . Phase comparator enable
- ENCP . . . Charge pump enable
- ENREF . . . Signal meter enable
- ENXTAL . . . X'tal oscillator enable
- ENDEMO . . . Demodulator enable
- ENFST . . . BPF and IF-AGC block enable
- ENLEVELDET . . . No use (OFF)
- ENRFMIX ... RF-Mixer enable
- ENIFLPF . . . IF-LPF enable
- ENDET . . . Wide-AGC and Narrow-AGC enable
- ENLNA . . . LNA block enable
- ENSMETER . . . Reference counter enable
- LOEN . . . Local oscillator enable
- ENPLL . . . PLL block enable
- ENIMRSSI . . . X'tal oscillator circuit current setting enable
- ENIFCOUNT . . . Analog block frequency counter enable (IF counter), only at the time of scan
- ENFOOSC ... f0 detection oscillator circuit enable, only at the time of setup and initial tuning
- ENIFFREQ . . . Logic block reference clock enable

• [Radio cont] tab

LC01707 Controller Vx.00 (LPT-IIC)	
Tuning Register Setting Radio cont CBANK DEMO	debug
RF AGC Level cont 0: 15.6mVp-p RF AGC (Wide) on Level	setting
LO OSC AGC Level	i setting
Local oscillator level setting 0(smaller level) ~ 15(bigger le Recommended setting is 15	evel)
Check box to choose AGC detection system (Recommended setting turns on NB and WB) NB · · · The AGC detection form 1stIF-BPF output (Narrow band) WB · · · The AGC detection from 1stMixer output (Wide band)	
Interface LPT: 0378h	it. <u>E</u> M

I/Q phase changeover check box . . . No check : Upper reception,

Check : When an imege frequency exists, it change to the Lower reception Please refer to Page 7 for the detailed movement of I/Q phase changeover check box.

• [CBANK] tab Capacitor bank setting of	the IC internal circuit	
LC01707 Controller	Vx.00 (LPT-IIC)	
Tuning Register Setting 10h,0Fh 56 h LOCBANK 07h 4C h IFCBANK 08h 4C h IF2CBANK 06h 4C h DF00SC IFCBANK, IF2CBANK and D initial tuning automatically by	Radio cont CBANK DEMO Capacitor bank value of the Local oscilla ⇒It is adjusted to the most suitable val Capacitor bank value of the 1 st IF- adjustment Capacitor bank value of the 2 nd IF-E adjustment Dummy oscillator capacitor bank value of the most suitable value	The debug ator ator ator ator ator ator ator ator ator ator ator ator ator ator ator ator ator atomatically F-BPF central frequency of adjustment to 1 st IF-BPF and 2 nd IF- BPF atop atomatically atomat
Interface LPT: 0378h		Init. <u>F</u> M

• [DEMO] tab

📜 LC01707 Controller Vx.00 (LPT-IIC)	
Tuning Register Setting Radio cont CBANK [DEMO]	🔽 debug
DLL demodulator loop gain setting 0 (smaller gain)~3(bigger gain) (Recor	nmended s
MONOC 7	
Mono multi-center setting (Delay initial value of the DLL wave detector) $0 \sim 15$ (Recommended setting is 7)	
Device address C 0xE0 C 0xE2 Device address setting (choice is possible)	ble)
Interface LPT: 0378h	Init. <u>F</u> M

7. About an image detection change

The function of the image detection Upper/Lower change ON/OFF check box of Screen 1 is as follows.

When you checked it . . .

When an image detection function is ON, a Local oscillation changes to Upper or Lower automatically according to an image disturbance situation.

When there is no check . . .

An image detection function is turned off, and is not concerned with the existence of image disturbance, but usually becomes Upper reception.

When changing to Lower reception compulsorily, if the I/Q change check box of Screen 2 is turned on and it changes to the Tuning screen of Screen 1, it will not be concerned with the existence of image disturbance, but will become Lower reception.

If the I/Q change check box of Screen 2 is unchecked and it changes to the Tuning screen of Screen 1 also when changing from Lower reception to Upper reception, it will not be concerned with the existence of image disturbance, but will become Upper reception.

📜 LC01707 Controller Vx.00 (LPT-IIC)
Tuning Register Setting Radio cont CBANK DEMO ✓ debug Tuning Step/Scan(long) Down ● Up SD Level 0 FM 83.000 MHz Down ● Up SD Level 0 Tuning mode Step Frequency Image Cancel 0 Twning mode Step Frequency No band check ess Time: 47msec Measure Frequency IM 0 kHz FODET 16
Polling stop DR: Image detection Upper/Lower change ON-OFF check box CPL Check Screen-1
Interface LPT: 0378h

📜 LC01707 Controller Vx.00 (LPT-IIC)	
Tuning Register Setting Radio cont CBANK DEMO	🔽 debug
IVQ change : image mode RF A Level cont 0: 15.6mVp-p ▼ IF AGC ont 1: 111mVp-p ▼ LO OSC AGC NB WB I/Q phase changeover check box Screen-	
Interface LPT: 0378h	Init. <u>F</u> M

Communication specification:

Communication specifications are indicated as below:

Serial Interface (I²C-bus);

Sending and receiving data through I²C-bus that consists of two bus lines of a serial data line (SDA) and a serial clock line (SCL). This bus enables 8-bit bi-directional serial data to transmit at the maximum speed of 400kbits (fast mode). This is not compatible with Hs mode.

Terms used in I²C

The following terms are used in I²C

Terms	Description
Transmitter	Device to send data to the bus
Receiver	Device to receive from the bus
Master	Device to start data transmission, generate signal, and terminate data
	transmission
Slave	Device of which address is designated master

[Start] and [Stop] conditions

[Start] condition is required at the start of data communication and [Stop] condition at the end of data communication. The condition in which the SDA line changes from [H] to [L] with SCL at [H] is called the [Start] condition. The condition in which the SDA line changes from [L] to [H] with SCL at [H] is called the [Start] condition.



Data transmission

The length of each byte which is output to SDA line is always 8 bits. An acknowledge bit is needed after each byte. Data is transmitted sequentially from the most significant bit (MSB).

During the data transfer, the slave address is transmitted after the [Start] condition (S).

Data transfer is always ended by the [Stop] condition (P) generated by the master.



Acknowledge (Receive acknowledge)

When the master generates the acknowledge clock pulse, the transmitter opens the SDA line. (SDA line enters the [H] state.) When the acknowledge clock pulse is in the [H] state, the receiver sets the SDA line to [L] each time it receives one byte (eight bits) data. When the master works as a receiver, the master informs the slave of the end of data by omitting acknowledge at the end of data sent from the slave.



Software reset

If the communication is interrupted (microcomputer reset, etc.), it is possible to communicate normally by entering the below signals and resetting the CPU in software.

*These signal timings restore the communication after its interruption. The register setting is never reset. *Software reset command is incompatible with I²C-bus format.



Electrical specification and timing for I/O stages



Bus line characteristics

Characteristic	Symbol	FAST-MODE		unit	Example at
		min	max		SCL = 100kHz
SCL clock frequency	fSCL		400	kHz	100
Fall time of SDA and SCL	t1	20+0.1Cb	300	ns	
Rise time of SDA and SCL	t2	20+0.1Cb	300	ns	
SCL "H" time	t3	0.6		μS	3
SCL "L" time	t4	1.3		μS	7
[Start] condition holding time	t5	0.6		μS	10
Data holding time for I ² C bus	t6	0.3		μS	
device					
Data setup time	t7	0.1		μS	3
[Stop] condition setup time	t8	0.6		μS	10
Bus free time between [Stop] and	t9	1.3		μS	20
[Start]					
[Start] condition setup time	t10	0.6		μS	
Bus line capacitive load	Cb		400	pF	

Serial interface voltage level

VDD: Communication bus voltage

Characteristic	min	max	unit
High level input voltage	0.7V _{DD}	V _{DD}	V
Low level input voltage	0.0	0.3V _{DD}	V
High level output voltage (open	V _{DD}	V	
drain)			
Low level output voltage (open	0.0	0.2V _{DD}	V
drain)			

*2: Output impedance of open drain becomes high at the high level output voltage.

Output voltage equals to V_{DD} (voltage = V_{DD}) since drain is pulled up to V_{DD} .

Definition of each bit

1) Slave address

The slave address consists of seven-bit fixed address "1110000" or "1110001", which is unique to a chip, and the eighth-bit data direction bit(R/W). Sending (writing) is processed when the data direction bit is"0", and receiving (reading) is processed when it is "1". The fixed address is set to "1110001" at DEVAR=1 and it is set to "1110000" at

DEVAR=0.



R/W	BIT
READ	1
WRITE	0

2) Register address

Since the total number of internal register is 34, 2-bit data set on the MSB side becomes invalid. 64 addresses are accepted 6 bits are used, but only 34 registers are used.



3) Register data

Each register data consists of eight bits.

	D7	D6	D5	D4	D3	D2	D1	D0	
MSB								LS	SB

Command Format

1) Individual registers data writing



2) Individual registers data reading



SD pin specification

SD voltage level VDD: supply voltage

item	min	max	unit
High level output voltage	V _{DD} -0.8	V _{DD}	V
Low level output voltage	0	0.4	V

Software development manual:

Index

Introduction	3
1-1. Register Map	4
1-2. Initial Setting4	1
2-1. Tuning Method	6
2-2. F0OSC Adjustment	17
2-3. Setting of receive frequency5	51
2-4. CBANK Adjustment (Software Tuning)	52
2-5. CBANK Adjustment (Re-Tuning) 5	8
2-6. CBANK Adjustment (Flow to avoid image obstruction) 6	0
2-7. Channel Detection6	54
3-1. Frequency Counter 6	57

Introduction

In this application note of LC01707PLF, the method of controlling the FM multiple Tuner IC, LC01707PLF which incorporates FM FE, IF,IF-Filter, PLL,FM-DEMO and LPF for car is described.

Chip Description

The configuration of LC01707PLF register is 35 x 8 bits. Transmission and reception to LC01707PLF chip is performed via IIC from a host microcomputer. (Refer to LC01707PLF data sheet about IIC specification.)

Also local oscillation signal for 1st MIX is made from VCO four times the frequency of the signal. 1st IF frequency is 1.2MHz and 2nd IF frequency is 600KHz.

POWER ON

Input into LC01707PLF chip in order of software reset and an initial-setting value after a power supply injection. The following is Register Map and initial data.

1-1. Register Map

Register Address	BIT	R/W	Bit name	Function			
	7			Not use			
	6	R/W	SD_SL[2]				
	5	R/W	SD_SL[1]	Setting of SD level. (0:DRS0, 1:DRS1, 2:DRS2, 3:DRS3, 4:DRS4,			
	4	R/W	SD_SL[0]	5.DR35, 0.DR30, 7.DR37)			
00h	3	R/W	DWAG[3]	Setting of wide band AGC level.			
	2	R/W	DWAG[2]				
	1	R/W	DWAG[1]	(0:15.6mVp-p, 1:31.3mVp-p, 2:46.9mVp-p, 3:62.5mVp-p, 4:78 1mVp p, 5:03 8mVp p, 6:100 4mVp p, 7:125 0mVp p			
	0	R/W	DWAG[0]	8:140.6mVp-p, 9:156.3mVp-p, 10:171.9mVp-p, 11:187.5mVp-p, 12:203.1mVp-p, 13:218.8mVp-p, 14:234.4mVp-p, 15:250mVp-p)			
	7			Not use			
	6			Not use			
	5			Not use			
016	4			Not use			
UTh	3			Not use			
	2			Not use			
	1		IMSD_SL[1]	Netuce			
	0		IMSD_SL[0]	Not use			
	7	R/W	CLKIN	Xtal colpitts current source (1:normal, 0: twice)			
	6	R/W	DLOCKSEL	LOCKDET selection of output wave (1: The number of times comparison=6, 0: The number of times of comparison=3)			
0.01	5	R/W	DFSEL[1]	Solaction of channel aton (0:100kHz, 1 or 2:50kHz, 2:25kHz)			
	4	R/W	DFSEL[0]				
02h	3	R/W	ENPE	Enable whole circuit (1:ON, 0:OFF)			
	2	R/W	DNGA[2]	Setting of narrow band AGC level (0:35mVp-p,1:111mVp-p,			
	1	R/W	DNGA[1]	2:187mVp-p, 3:263mVp-p, 4:339mVp-p, 5:415mVp-p, 6:491mVp-p, 7:567mVp-p)			
	0	R/W	DNGA[0]				
	7	R/W	ENCPLEVEL	Enable CP (charge pump) level comparator (1:ON, 0:OFF)			
	6	R/W	DENPRO	Enable program counter (1:ON, 0:OFF)			
	5	R/W	DENPD	Enable phase comparator (1:ON, 0:OFF)			
0.01-	4	R/W	DENCP	Enable CP circuit (1:ON, 0:OFF)			
03N	3	R/W	DENREF	Enable S-meter circuit (1:ON, 0:OFF)			
	2	R/W	DENXTAL	Enable X'tal circuit (1:ON, 0:OFF)			
	1	R/W	DENDEMO	Enable demodulator circuit (1:ON, 0:OFF)			
	0	R/W	ENFST	Enable complex BPF block and IF AGC block (1:ON, 0:OFF)			
	7	R/W	DENLEVELDET	Enable Cap bank control circuit (1:ON, 0:OFF)			
	6	R/W	ENRFMIX	Enable RF MIX circuit (1:ON, 0:OFF)			
	5	R/W	ENIFLPF	Enable IF LPF block (1:ON, 0:OFF)			
0.41	4	R/W	ENDET	Enable W_AGC, N_AGC block (1:ON, 0:OFF)			
04h	3	R/W	ENLNA	Enable LNA circuit (1:ON, 0:OFF)			
	2	R/W	DENSMETER	Enable reference counter (1:ON, 0:OFF)			
	1	R/W	DLOEN	Enable local oscillator (1:ON, 0:OFF)			
	0	R/W	DENPLL	Enable PLL block (1:ON, 0:OFF)			

Register Address	BIT	R/W	Bit name	Function
	7			Not use
	6			Not use
	5			Not use
056	4			Not use
USU	3			Not use
	2			Not use
	1	R/W	DNBAGC	Setting of narrow band AGC detection (1:ON, 0:OFF)
	0	R/W	DWBAGC	setting wide band AGC detection (1:ON, 0:OFF)
	7	R/W	DF0OSC[7]	Capacitor bank value
	6	R/W	DF0OSC[6]	Adjustment of oscillator frequency for setting of reference time constant
06h	5	R/W	DF0OSC[5]	
	4	R/W	DF0OSC[4]	
	3	R/W	DF0OSC[3]	
	2	R/W	DF0OSC[2]	
	1	R/W	DF0OSC[1]	
	0	R/W	DF0OSC[0]	
	7	R/W	DBPFO[7]	Capacitor bank value
	6	R/W	DBPFO[6]	Complex BPF F0 adjustment
	5	R/W	DBPFO[5]	
07h	4	R/W	DBPFO[4]	
0711	3	R/W	DBPFO[3]	
	2	R/W	DBPFO[2]	
	1	R/W	DBPFO[1]	
	0	R/W	DBPFO[0]	
	7	R/W	D2BPF[7]	Capacitor bank value
	6	R/W	D2BPF[6]	2 nd IF BPF F0 adjustment
	5	R/W	D2BPF[5]	
08h	4	R/W	D2BPF[4]	
0011	3	R/W	D2BPF[3]	
	2	R/W	D2BPF[2]	
	1	R/W	D2BPF[1]	
	0	R/W	D2BPF[0]	
	7			Not use
	6			Not use
	5	R/W	DDEMOG[1]	Setting of DLL demodulator loop gain
09h	4	R/W	DDEMOG[0]	
0.011	3	R/W	DMONOC[3]	Setting of mono-multi center
	2	R/W	DMONOC[2]	
	1	R/W	DMONOC[1]	
	0	R/W	DMONOC[0]	

Register Address	BIT	R/W	Bit name	Function			
	7			Not use			
	6			Not use			
	5			Not use			
	4			Not use			
0Ah	3			Not use			
	2			Not use			
	1	R/W	ENIMRSSI	Setting of Xtal colpitts source follower transistor size (1:Normal size, 0: Twice size) Switching of Complex BPF injection (0:upper 1:lower)			
	0	R/W	DIQC	Switching of Complex BPF injection (0:upper, 1:lower)			
	7			Not use			
0Bh	6	R/W	DBL[6]	Adjustment of IQ balance			
	5	R/W	DBL[5]				
	4	R/W	DBL[4]				
	3	R/W	DBL[3]				
	2	R/W	DBL[2]				
	1	R/W	DBL[1]				
	0	R/W	DBL[0]				
	7			Not use			
	6			Not use			
	5			Not use			
0Ch	4			Not use			
	3	R/W	DCP1REF[3]	Setting of charge pump output current value 0:0mA, 1:0.1mA, 2:0.2mA, 3:0.3mA, 4,0.4mA, 5:0.5mA, 6:0.6mA 7:0.7mA, 8:0.8mA, 9:0.9mA, A:1mA, B:1.1mA, C:1.2mA, D:Not use, E:Not use F:Not use			
	2	R/W	DCP1REF[2]				
	1	R/W	DCP1REF[1]				
	0	R/W	DCP1REF[0]				
	7	R/W	DPCNT_L[7]	Dividing frequency N value(Lower 8bits)			
	6	R/W	DPCNT_L[6]	* Refer 2-3 for details			
	5	R/W	DPCNT_L[5]				
	4	R/W	DPCNT_L[4]				
UDN	3	R/W	DPCNT_L[3]				
	2	R/W	DPCNT_L[2]				
	1	R/W	DPCNT_L[1]				
	0	R/W	DPCNT_L[0]				
	7	R/W	DPCNT_H[7]	Dividing frequency N value (Upper 8bits)			
	6	R/W	DPCNT_H[6]	* Refer 2-3 for details			
	5	R/W	DPCNT_H[5]				
056	4	R/W	DPCNT_H[4]				
UEN	3	R/W	DPCNT_H[3]				
	2	R/W	DPCNT_H[2]				
	1	R/W	DPCNT_H[1]				
	0	R/W	DPCNT_H[0]				

Register Address	BIT	R/W	Bit name	Function
	7	R/W	DCBANK_L[7]	Setting of local oscillator capacitor bank
	6	R/W	DCBANK_L[6]	
0Fh	5	R/W	DCBANK_L[5]	
	4	R/W	DCBANK_L[4]	
	3	R/W	DCBANK_L[3]	
	2	R/W	DCBANK_L[2]	
	1	R/W	DCBANK_L[1]	
	0	R/W	DCBANK_L[0]	
	7			Not use
	6			Not use
	5			Not use
4.01	4			Not use
10h	3			Not use
	2			Not use
	1			Not use
	0	R/W	DCBANK_H[8]	Setting of local oscillator capacitor bank
	7			Not use
	6			Not use
	5			Not use
11h -	4		DCBEN	Not use
	3	R/W	DLOALC[3]	Setting of oscillation level of local oscillator
	2	R/W	DLOALC[2]	
	1	R/W	DLOALC[1]	
	0	R/W	DLOALC[0]	
	7			Not use
	6	R/W	DENIFCOUNT	Enable frequency counter (analog block) (1:ON, 0:OFF)
	5	R/W	DENF0OSC	Enable F0 detection oscillator circuit (1:ON, 0:OFF)
	4	R/W	DENIFFREQ	Enable reference clock of logic part (1:ON, 0:OFF)
	3			Not use
12h				Switching of count frequency
	2	R/W	DSCTCOUNT[2]	0:Not use, 1:IF frequency, 2: pre-scaler frequency, 3: pre-scaler frequency, 4:f0 detection oscillatory frequency, 5: f0 detection oscillatory frequency
	1	R/W	DSCTCOUNT[1]	······································
	0	R/W	DSCTCOUNT[0]	
	7			Not use
	6			Not use
	5			Not use
	4			Not use
13h	3			Not use
	2	R/W	CTE	Count start trigger (1:ON, becomes 0 by the automatic operation)
	1	R/W	GT[1]	Switching of frequency counter gate time (0:4msec, 1:8msec, 2:32msec, 3:64msec)
	0	R/W	GT[0]	

Register Address	BIT	R/W	Bit name	Function		
	7	R	LOFQ_L[7]	LO_COUNT value (Lower 8bits)		
	6	R	LOFQ_L[6]			
	5	R	LOFQ_L[5]			
4.41	4	R	LOFQ_L[4]			
14n	3	R	LOFQ_L[3]			
	2	R	LOFQ_L[2]			
	1	R	LOFQ_L[1]			
	0	R	LOFQ_L[0]			
	7	R	LOFQ_H[7]	LO_COUNT value (Upper 8bits)		
	6	R	LOFQ_H[6]			
	5	R	LOFQ_H[5]			
4 51	4	R	LOFQ_H[4]			
15h	3	R	LOFQ_H[3]			
	2	R	LOFQ_H[2]			
	1	R	LOFQ_H[1]			
	0	R	LOFQ H[0]			
	7			Not use		
	6			Not use		
	5		COUNTSEL	Not use		
	4		LOCKDETSEL	Not use		
16h	3		LOCKDET_DIG	Not use		
	2	R/W	LOCKDET	LOCK detection (1:LOCK, 0:UNLOCK)		
	1	R/W	PHLEVEL[1]	Detection of charge pump voltage level (0: less than 0.5V, 1:0.5V-2.8V, 2: not use, 3: more than 2.8V)		
	0	R/W	PHLEVEL[0]	· · · · · · · · · · · · · · · · · · ·		
	7			Not use		
	6			Not use		
	5			Not use		
176	4			Not use		
170	3	R	IMRSSI[3]	Reset detection circuit (0:reset , 1:reset release)		
	2	R	IMRSSI[2]			
	1	R	IMRSSI[1]			
	0	R	IMRSSI[0]			
	7			Not use		
	6	R	DRS[6]	S-meter detection level		
	5	R	DRS[5]			
40F	4	R	DRS[4]			
18N	3	R	DRS[3]			
	2	R	DRS[2]			
	1	R	DRS[1]			
	0	R	DRS[0]			

Register Address	BIT	R/W	Bit name	Function
19h	7	R	IFCOUNT_L[7]	IF count value (Lower 8bits)
	6	R	IFCOUNT_L[6]	2 nd IF frequency measurement result
	5	R	IFCOUNT_L[5]	
	4	R	IFCOUNT_L[4]	
	3	R	IFCOUNT_L[3]	
	2	R	IFCOUNT_L[2]	
	1	R	IFCOUNT_L[1]	
	0	R	IFCOUNT_L[0]	
1Ah	7	R	IFCOUNT_H[7]	IF count value (Upper 8bits)
	6	R	IFCOUNT_H[6]	
	5	R	IFCOUNT_H[5]	
	4	R	IFCOUNT_H[4]	
	3	R	IFCOUNT_H[3]	
	2	R	IFCOUNT_H[2]	
	1	R	IFCOUNT_H[1]	
	0	R	IFCOUNT_H[0]	
1Bh	7	R	IMCOUNT_L[7]	Not use
	6	R	IMCOUNT_L[6]	
	5	R	IMCOUNT_L[5]	
	4	R	IMCOUNT_L[4]	
	3	R	IMCOUNT_L[3]	
	2	R	IMCOUNT_L[2]	
	1	R	IMCOUNT_L[1]	
	0	R	IMCOUNT_L[0]	
1Ch	7	R	IMCOUNT_H[7]	Not use
	6	R	IMCOUNT_H[6]	
	5	R	IMCOUNT_H[5]	
	4	R	IMCOUNT_H[4]	
	3	R	IMCOUNT_H[3]	
	2	R	IMCOUNT_H[2]	
	1	R	IMCOUNT_H[1]	
	0	R	IMCOUNT_H[0]	
1Dh	7	R	F0_L[7]	F0 count value (Lower 8bits)
	6	R	F0_L[6]	
	5	R	F0_L[5]	
	4	R	F0_L[4]	
	3	R	F0_L[3]	
	2	R	F0_L[2]	
	1	R	F0_L[1]	
	0	R	F0_L[0]	

Register Address	BIT	R/W	Bit name	Function
1Eh	7	R	F0 H[7]	F0 count value (Upper 8bits)
	6	R	F0_H[6]	
	5	R	F0_H[5]	
	4	R	F0_H[4]	
	3	R	F0_H[3]	
	2	R	F0_H[2]	
	1	R	F0_H[1]	
	0	R	F0_H[0]	
1Fh	7			Not use
	6			Not use
	5			Not use
	4			Not use
	3			Not use
	2	R/W	DOUTSEL	TEST register
	1	R/W	DCNTEST	TEST register
	0	R/W	DOUTTEST	TEST register
20h	7			Not use
	6	R/W	ERR2	Local Oscillator capacitor bank control error flag 2
	5	R/W	ERR1	Local Oscillator capacitor bank control error flag 1
	4	R/W	DCOSEL2	Switching of Local Oscillator capacitor bank value (1: capacitor bank control, 0:I2C input value)
	3	R/W	DCOSEL1	Switching of Local Oscillator capacitor bank control /Compensation processing after successive comparison (1:On. 0: Off)
	2	R/W	DCOSEL0	Switching of Local Oscillator capacitor bank control (Micro adjustment processing (1:On, 0: Off)
	1	R/W	DWAITSEL[1]	Waiting time for the check of PLL operation after adjustment of Local Oscillator capacitor bank (0:0.2msec, 1:0.4msec, 2:0.8usec, 3:1.6msec)
	0	R/W	DWAITSEL[0]	
21h	7			Not use
	6			Not use
	5	R/W	DENINT	Register for TEST
	4	R/W	MASLSEL	Register for TEST
	3	R/W	LOSEL	Register for TEST
	2	R/W	INTPH	Register for TEST
	1	R/W	INTIM	Register for TEST
	0	R/W	INTLO	Register for TEST
22h	7	R/W	TESTSEL[2]	Register for TEST
	6	R/W	TESTSEL[1]	
	5	R/W	TESTSEL[0]	
	4	R/W	DSW	PLL loop filter ON/OFF(1:ON 0:OFF)
	3	R/W	TIMESEL2[1]	Setting of lock of correcting circuit of Local Oscillator
	2	R/W	TIMESEL2[0]	capacitor bank control (0:0.2msec, 1:0.4msec, 2:0.8msec, 3:1.6msec)
	1	R/W	TIMESEL[1]	Setting of lock of successive comparison control operation of Local Oscillator capacitor bank control
	0	R/W	TIMESEL[0]	(0:10usec, 1:20usec, 2:40usec, 3:80usec)

1-2. Initial Setting

*Transmit data in order in the table.

Register Address	BIT	Bit name	Binary value	Hex value	Memo
00h	7		0		Not use
	6	SD_SL[2]	0		
	5	SD_SL[1]	0		Setting of SD level
	4	SD_SL[0]	0	006	
	3	DWAG[3]	0	UUN	
	2	DWAG[2]	0		Sotting of wide band ACC detection level
	1	DWAG[1]	0		Setting of wide band AGC detection level
	0	DWAG[0]	0		
01h	7		0		Not use
	6		0		Not use
	5		0		Not use
	4		0	00h	Not use
	3		0	UUN	Not use
	2		0		Not use
	1	IMSD_SL[1]	0		Netuco
	0	IMSD_SL[0]	0		
02h	7	CLKIN	0		Setting of Xtal colpitts current
	6	DLOCKSEL	0	och	Switching of LOCKDET output wave
	5	DFSEL[1]	0		Switching of channel stop
	4	DFSEL[0]	0		Switching of channel step
	3	ENPE	0	060	Enable whole
	2	DNGA[2]	1		
	1	DNGA[1]	1		Setting of narrow band AGC level
	0	DNGA[0]	0		
05h	7		0		Not use
	6		0		Not use
	5		0		Not use
	4		0	0.0 h	Not use
	3		0	030	Not use
	2		0		Not use
	1	DNBAGC	1		Switching of narrow band AGC
	0	DWBAGC	1		Switching of wide band AGC
06h	7	DF0OSC[7]	1		Capacitor bank value
	6	DF0OSC[6]	0		
	5	DF0OSC[5]	0		
	4	DF0OSC[4]	0		
	3	DF0OSCI31	0	80h	
	2	DF0OSCI21	0		
	1	DF0OSC[1]	0		
	0	DF0OSC[0]	0		

Register address	BIT	Bit name	Binary value	Hex value	Memo	
07h	7	DBPFO[7]	1	Taldo		
	6	DBPFO[6]	0			
	5	DBPFO[5]	0			
	4	DBPFO[4]	0			
	3	DBPFO[3]	0	80h	Capacitor bank value	
	2	DBPFO[2]	0	0 0		
	1	DBPFO[1]	0			
	0	DBPFO[0]	0			
08h	7	D2BPF[7]	1			
	6	D2BPF[6]	0			
	5	D2BPF[5]	0			
	4	D2BPF[4]	0	0.01		
	3	D2BPF[3]	0	80h	Capacitor bank value	
	2	D2BPF[2]	0			
	1	D2BPF[1]	0			
	0	D2BPF[0]	0			
09h	7		0		Not use	
	6		0	17h	Not use	
	5	DDEMOG[1]	0		Catting of DLL domedulator loop goin	
	4	DDEMOG[0]	1		Setting of DLL demodulator loop gain	
	3	DMONOC[3]	0			
	2	DMONOC[2]	1			
	1	DMONOC[1]	1		Setting of mono-multi center	
	0	DMONOC[0]	1			
0Ah	7		0		Not use	
	6		0		Not use	
	5		0		Not use	
	4		0		Not use	
	3		0	00h	Not use	
	2		0		Not use	
	1	ENIMRSSI	0		Setting of Xtal colpitts source follower transistor	
	0	DIQC	0		Switching of Complex BPF injection	
0Bh	7		0		Not use	
	6	DBL[6]	1			
	5	DBL[5]	0			
	4	DBL[4]	0	404		
	3	DBL[3]	0	400	Setting of IQ balance	
	2	DBL[2]	0			
	1	DBL[1]	0			
	0	DBL[0]	0			

Register	BIT	Bit name	Binary	Hex	Memo
0Ch	7			value	Not use
	6		0		Not use
	5		0		Not use
	4		0		Not use
	3	DCP1REF[3]	1	0Ah	
	2	DCP1REF[2]	0		
	1	DCP1REF[1]	1		Setting of charge pump output current value
	0	DCP1REF[0]	0		
0Fh	7	DCBANK_L[7]	0		
	6	DCBANK_L[6]	0		
	5	DCBANK_L[5]	0		
	4	DCBANK_L[4]	0	0.01	
	3	DCBANK_L[3]	0	UUN	Setting of Local Oscillator capacitor bank
	2	DCBANK_L[2]	0		
	1	DCBANK_L[1]	0		
	0	DCBANK_L[0]	0		
10h	7		0	01h	Not use
	6		0		Not use
	5		0		Not use
	4		0		Not use
	3		0		Not use
	2		0		Not use
	1		0		Not use
	0	DCBANK_H[8]	1		Setting of Local Oscillator capacitor bank
11h	7		0		Not use
	6		0		Not use
	5		0		Not use
	4	DCBEN	0	0Eb	Not use
	3	DLOALC[3]	1	orn	
	2	DLOALC[2]	1		Setting of Local Oscillator oscillation level
	1	DLOALC[1]	1		
	0	DLOALC[0]	1		
1Fh	7		0		Not use
	6		0		Not use
	5		0		Not use
	4		0	02h	Not use
	3		0		Not use
	2	DOUTSEL	0		
	1	DCNTEST	1		TEST register
	0	DOUTTEST	0		TEST register

Register address	BIT	Bit name	Binary value	Hex value	Memo		
20h	7		0		Not use		
	6	ERR2	0		Local Oscillator capacitor bank control error flag 2		
	5	ERR1	0		Local Oscillator capacitor bank control error flag 1		
	4	DCOSEL2	0		Switching of Local Oscillator capacitor bank value		
	3	DCOSEL1	1	0Ah	Switching of Local Oscillator capacitor bank control		
	2	DCOSEL0	0		Switching of Local Oscillator capacitor bank control (Micro adjustment)		
	1	DWAITSEL[1]	1		Waiting time for the check of PLL operation after		
	0	DWAITSEL[0]	0		adjustment of Local Oscillator capacitor bank		
21h	7		0		Not use		
	6		0		Not use		
	5	DENINT	0				
	4	MASKSEL	0	0.4 6			
	3	LOSEL	1	UAN			
	2	INTPH	0		Register for TEST		
	1	INTIM	1				
	0	INTLO	0				
02h	7	CLKIN	1		Setting of Xtal colpitts current		
	6	DLOCKSEL	0		Switching of LOCKDET output wave		
	5	DFSEL[1]	0				
	4	DFSEL[0]	1		Switching of channel step		
	3	ENPE	1	99h	Enable whole		
	2	DNGA[2]	0				
	1	DNGA[1]	0		Setting of narrow band AGC level		
	0	DNGA[0]	1				
03h	7	ENCPLEVEL	1		Enable		
	6	DENPRO	1		Enable		
	5	DENPD	1		Enable		
	4	DENCP	1	,	Enable		
	3	DENREF	1	FFn	Enable		
	2	DENXTAL	1		Enable		
	1	DENDEMO	1		Enable		
	0	ENFST	1		Enable		
04h	7	DENLEVELDET	0		Enable		
	6	ENRFMIX	1		Enable		
	5	ENIFLPF	1		Enable		
	4	ENDET	1		Enable		
	3	ENLNA	1	/Fn	Enable		
	2	DENSMETER	1		Enable		
	1	DLOEN	1		Enable		
_	0	DENPLL	1		Enable		

Register address	BIT	Bit name	Binary value	Hex value	Memo		
0Ah	7		0		Not use		
	6		0		Not use		
	5		0		Not use		
	4		0		Not use		
	3		0	02h	Not use		
	2		0		Not use		
	1	ENIMRSSI	1		Setting of Xtal colpitts source follower transistor		
	0	DIQC	0		Switching of complex BPF injection		
12h	7		0		Not use		
	6	DENIFCOUNT	0		Enable frequency counter		
	5	DENF0OSC	0		Enable F0 oscillator circuit		
	4	DENIFFREQ	0	006	Enable reference clock of logic part		
	3		0	UUN	Not use		
	2	DSCTCOUNT[2]	0				
	1	DSCTCOUNT[1]	0		Switching of count frequency		
	0	DSCTCOUNT[0]	0				
13h	7		0		Not use		
	6		0		Not use		
	5		0		Not use		
	4		0	016	Not use		
	3		0	01h	Not use		
	2	CTE	0		Count start trigger		
	1	GT[1]	0		Curitabing of goto time		
	0	GT[0]	1		Switching of gate time		
16h	7		0		Not use		
	6		0		Not use		
	5	COUNTSEL	0		Not use		
	4	LOCKDETSEL	1	4.01-	Not use		
	3	LOCKDET_DIG	0	TUN	Not use		
	2	LOCKDET	0		LOCK detection		
	1	PHLEVEL[1]	0		Detection of CD output lovel		
	0	PHLEVEL[0]	0		Detection of CP output level		
22h	7	TESTSEL[2]	0		Register for TEST		
	6	TESTSEL[1]	0				
	5	TESTSEL[0]	0				
	4	DSW	1		ON/OFF of PLL loop filter		
	3	TIMESEL2[1]	0	15h	Setting of lock of correcting circuit of Local Oscillator capacitor bank control		
	2	TIMESEL2[0]	1				
	1	TIMESEL[1]	0		Setting of lock of successive comparison control operation of Local Oscillator		
	0	TIMESEL[0]	1		capacitor bank control		

*It may be reference value. Set it voluntarily.*Refer to register map for a detailed function.

2-1. Tuning Method

The following shows the flow chart from Initialization to Tuning.



The frequency adjustment is done according to the procedure named Initial setting -> F0OSC Adjustment -> Tuning.

Refer to 2-2 (FOOSC Adjustment), 2-3, 2-4 for details of each flow.

2-2. F0OSC Adjustment

The adjustment of F0OSC oscillatory frequency is done to set the capacitor bank value of complex BPF and 2nd IF BPF.

FOOSC means replica oscillation circuit of complex BPF and 2nd IF filter.

By setting the capacitor bank value of complex BPF and 2nd IF BPF in the capacitor bank value which the F0OSC oscillatory frequency is adjusted to 1.8MHz, BPF frequency for 1st IF frequency 1.2MHz and 2nd IF frequency 600kHz can be adjusted.

Flow chart of F0 adjustment



Do the loop of the above-mentioned flow. Adjust capacitor bank value of DF0OSC by successive comparison control.

F0 adjustment Bit setting 1 (Frequency measurement) * Transmit data in order in the table.

Register address	BIT	Bit name	Binary value	Hex value	Memo	
12h	7		0		Not use	
	6	DENIFCOUNT	1		Enable(1:ON, 0:OFF)	
	5	DENF0OSC	1		Enable (1:ON, 0:OFF)	
	4	DENIFFREQ	1	71h	Enable (1:ON, 0:OFF)	
	3		0	740	Not use	
	2	DSCTCOUNT	1		Switching of count frequency	
	1		0			
	0		0			
13h	7		0		Not use	
	6		0		Not use	
	5		0		Not use	
	4		0	05h	Not use	
	3		0	050	Not use	
	2	CTE	1		Count start trigger	
	1	GT[1]	0		Switching of goto time (9maga)	
	0	GT[0]	1		Switching of gate time (8msec)	

After transmit data into 12h and 13h, wait for gate time + 1ms. Repeat until F0 frequency counter value can be adjusted.

Bit setting 2 after OSC F0 Adjustment (Transmit data of DBPFO,D2BPF) * Transmit data in order in the table.

Register address	BIT	Bit name	Binary value	Hex value	Memo		
07h	7	DBPFO	*				
	6		*				
	5		*				
	4		*	**►	Write the visit of och (DE0000)		
	3		*	'n	White the vale of 06h (DF005C)		
	2		*				
	1		*				
	0		*				
	7		*	**h			
	6		*				
	5		*				
08b	4		*		Write the value of 06h (DE0OSC)		
0011	3	DZDFF	*				
	2		*				
	1		*				
	0		*				
	7		0		Not use		
	6	DENIFCOUNT	0		Enable (1:ON, 0:OFF)		
	5	DENF0OSC	0		Enable (1:ON, 0:OFF)		
12h	4	DENIFFREQ	0	00h	Enable (1:ON, 0:OFF)		
1211	3		0	0011	Not use		
	2	DSCTCOUNT	0		Switching of count frequency		
	1		0				
	0		0				



2-3. Setting of Receive Frequency

When the frequency is set, and changed, frequency is converted into PLL data. Converted PLL data is called number of dividing frequency N. Number of dividing frequency N is 16 bits length.

By setting of number of dividing frequency N, phase comparison frequency which is input in phase comparator, is determined.



Number of dividing frequency N for receive frequency is calculated by the following formula.

Number of dividing frequency N (PCNT[15:0])=((4 X receive frequency)±(4 X 1st IF frequency))/(4 X channel step frequency)

* 1st frequency is 1.2MHz.

Example) In case of setting to channel step 25kHz, FM 100MHz (The interior of LC01707PLF : local oscillation 400MHz for 1st MIX, phase comparison frequency 100kHz)

When upper is set (0Ah, DIQC=0) (100MHz+1.2MHz)/(25kHz)=4048(0FD0h) Supplementation (because of four time oscillation in the interior of LC01707) (400MHz+4.8MHz)/(100kHz)=4048(0FD0h)

When lower is set (0Ah, DIQC=1) (100MHz-1.2MHz)/(25kHz)=3952(0F70h) Supplementation (because of four time oscillation in the interior of LC01707) (400MHz-4.8MHz)/(100kHz)=3952(0F70h) Number of dividing frequency N is set in 2-4, 2-5 CBANK Adjustment.

2-4. CBANK Adjustment (Software Tuning)

The control of capacitor bank of local oscillation for 1st MIX is needed to do PLL lock at receive frequency after setting of receive frequency in 2-3 chapter.

After writing capacitor bank value of local oscillation for 1st MIX, read voltage level of CP, and then control the capacitor bank value by successive comparison. The control flow is as follows.



- * Set all 9bits even for PHLEVEL[1:0]=01h for successive comparison.
- * Refer 2-3 chapter for setting of Receive Frequency.

Register address	BIT	Bit name	Binary value	Hex value	Memo		
0Ah	7		0		Not use		
	6]	0		Not use		
	5		0		Not use		
	4		0		Not use		
	3		0	02h	Not use		
	2		0	-	Not use		
	1	ENIMRSSI	1		Setting of Xtal colpitts source follower transistor size		
	0	DIQC	0		Switching of Complex BPF injection		
0Dh	7	DPCNT_L	*				
	6		*				
	5		*				
	4		*				
	3		*	**h	Number of dividing frequency N (Lower 8bits)		
	2		*				
	1	-	*				
	0	-	*				
0Eb	7		*				
	6		*				
	6	-	*				
	5		±				
	4	-	^	**h	Number of dividing frequency N (Upper 8bits)		
	3		*				
	2		*				
	1		*				
	0		*				

* Transmit data in order in the table.

Due to the state of PHLEVEL[1:0], set DCBANK[8:0] as follows.(successive comparison)								
Register address	BIT	Bit name	Binary value	Hex value	Memo			
0Fh	7	DCBANK_L	0					
	6		0					
	5		0					
	4		0	006	Setting of Local Oscillator capacitor			
	3		0	UUN	bank (After check)			
	2		0					
	1		0					
	0		0					
10h	7		0		Not use			
	6		0		Not use			
	5		0		Not use			
	4		0		Not use			
	3		0	00h	Not use			
	2		0		Not use			
	1		0		Not use			
	0	DCBANK_H	0		Setting of Local Oscillator capacitor bank (After check)			

Register address	BIT	Bit name	Binary value	Hex value	Memo	
0Fh	7	DCBANK_L	*			
	6		*			
	5		*			
	4		*		Setting of Local Oscillator capacitor	
	3		*	îîn	bank (After check)	
	2		*			
	1		*			
	0		*			
10h	7		0		Not use	
	6		0		Not use	
	5		0		Not use	
	4		0		Not use	
	3		0	0*h	Not use	
	2		0		Not use	
	1		0		Not use	
	0	DCBANK_H	*		Setting of Local Oscillator capacitor bank (After check)	
After transmitt	ing data, wa	it for 1ms and read	d register 16h.			
16h	7		0		Not use	
	6		0		Not use	
	5	COUNTSEL	0		Not use	
	4	LOCKDETSEL	1		Not use	
	3	LOCKDET_DIG	*	1*h	Not use	
	2	LOCKDET	*		LOCK detection (1:LOCK,0:UNLOCK)	
	1	PHLEVEL	*			
	0		*			

* Add successive comparison (which is the procedure which waits for 10ms after transmitting data) after normal procedure as flow to avoid error.
* When not set to PHLEVEL=01h, after retry flow to avoid error three times, judge that a device is poor.

The flow of LC01707PLF control is as follows.

LC01707PLF ES1 tuning flow.



* As for image detection, refer to the flow in 2-6. Tuning 1 Flow



DCBANK Adjustment Flow



2-5. CBANK Adjustment (Re-tuning)

If the ambient temperature changes greatly after tuning in LC01707PLF, CP terminal voltage of PLL happens to drift to unexpected voltage which PLL can not be controlled (more than VFF-0.2V or less than GND+0.2V).

Two kinds of following flow is prepared in order to cope with this problem.

1) Re-tuning flow 1

CP terminal voltage should be monitored via IIC at regular intervals or before receiving VICS data. The state of the voltage of the CP terminal is checked as three states of less than 0.5V(PHLEVEL=0), 0.5V-2.8V(PHLEVEL=1) or more than 2.8V(PHLEVEL=3) by checking PHLEVEL(16h) register which read at normal tuning flow via IIC.

Even at the time of usual tuning flow, by adjusting the capacitor bank value through this register, the voltage of CP terminal can be set to 0.5V-2.8V(PHLEVEL=1).

By adding the software which decrements Local Oscillator capacitor bank value, at the voltage of CP terminal is more than 2.8V (PHLEVEL=3), and increments the value at the voltage of CP terminal is less than 0.5V (PHLEVEL=0), the voltage of CP terminal can be kept the normal (PHLEVEL=1).



2) Re-Tuning flow 2

As well as the flow of 1), CP terminal voltage is monitored via IIC at regular intervals or before receiving VICS data.

By executing the tuning flow when the voltage of CP terminal is except 0.5V-2.8V(PHLEVEL=1), the voltage of CP terminal returns back to the normal.



About the merit and the demerit of each flow.

About the merit of flow 1).

When Re-Tuning is performed at a comparatively short interval, drift voltage of CP terminal is small since the amount of the temperature change is small. In that case, since adjustment frequency for increment and decrement of capacitor bank decreases, the adjustment time shortens comparatively. About the demerit of flow 1).

If Re-Tuning is not performed for long time, drift voltage of CP terminal may be large. In that case, since adjustment frequency for increment and decrement of capacitor bank increases, the adjustment time becomes long.

About the merit of flow 2).

Even if re-tuning is not performed for a short term or long term, Re-Tuning flow will be ended for a certain period.

About the demerit of flow 2).

If Re-Tuning is performed at a comparatively short interval compared with flow of 1), the time required becomes long.

2-6. CBANK Adjustment (Flow to avoid image obstruction)

After tuning of Upper oscillation, the injection is changed and S-meter level of choice channel is compared with that of image obstruction channel.

When S-meter level of choice channel is higher than that of image obstruction channel, it will end by the Upper oscillation tuning.

When S-meter level of choice channel is lower than that of image obstruction channel, after tuning Lower oscillation, the injection is changed and S-meter level of choice channel is compared with that of image obstruction channel.

As that result, when S-meter level of choice channel is higher than that of image obstruction channel, it will end by the Lower oscillation tuning.

When S-meter level of image obstruction channel is higher than that of choice channel both when Upper oscillation tuning and Lower oscillation tuning, it should be tuned in to small influence of the image obstruction.

Refer to the following flow for the details of processing procedure.









2-7. Channel Detection

Channel Detection in the weak electric field is possible by IF frequency count in LC01707PLF.

After tuning in the first, IF frequency is counted, it is confirmed whether IF frequency is 600KHz±15KHz or less.

And then if IF frequency is 600kHz±15kHz or less, +50kHz of IF frequency is shifted, and tuning is performed again.

After re-tuning, IF frequency is counted. And when the difference before the re-tuning and after the re-tuning is 35kHz or more, Channel Detection is completed.

Additionally, refer to following flow about details.

		Onalmer Detection in the weak electric
Channel Detection	Th	e setting value before
	cha	annel detection is stored.
FAGC1 = DNGA[2-0]	Reg.02h bit2-0 To	raise the SD sensitivity
DNGA[2-0] = 0	Reg.02h bit2-0	
WAIT 2msec	Stability time of ana	log circuit
Tuning 1		
WAIT 3msec	Stability time of ana	log circuit
IF count		
IF1 = IF count value	Ch	eck IF frequency
$= 600 \text{ Hz} \pm 15 \text{ Hz}$?	> ^{NO}	
YES	_	
Tuning 1	Tune in the RF frequ	uency + 50kHz for the first counting.
WAIT 3msec	Stability time of ana	log circuit
IF count]	
<u> </u>		50KHz is added to IF frequency
		and the existence of the signal is checked.
	NO	
IF1-IF2 >= 35kHz ?	>	>
YES		S-meter level is stored.
DSR1 = DRS[6-0]	Reg.18h bit6-0	
4		
DNGA[2-0] = IFAGC1	Reg.02h bit2-0	Channel is detected.
WAIT 2msec	Stability time of ana	log circuit
	7	

Refer to P27 of 2-4 CBANK Adjustment (Software Tuning) for tuning 1.

*



* Refer to 3-1 Frequency Counter

3-1. Frequency Counter

In LC01707PLF it is possible to count the frequency of IF and F0OSC. Frequency counter is showed in flow of F0 adjustment in 2-2 for count of frequency of F0OSC. The measurement procedure of the frequency is described to the following.

IF frequency measurement

* Transmit data in order in the table.

Register address	BIT	Bit name	Binary value	Hex value	Memo
12h	7		0		Not use
	6	DENIFCOUNT	1		Enable(1:ON, 0:OFF)
	5	DENF0OSC	1		Enable(1:ON, 0:OFF)
	4	DENIFFREQ	1	716	Enable (1:ON, 0:OFF)
	3		0	710	Not use
	2	DSCTCOUNT	0		
	1		0		frequency (IECOLINT)
	0		1		
13h	7		0		Not use
	6		0		Not use
	5		0		Not use
	4		0	05h	Not use
	3		0	USN	Not use
	2	CTE	1		Count start trigger
	1	GT[1]	0		Selection of gate time
	0	GT[0]	1		(8msec)

After transmitting data, read register 19h (IFCOUNT_L) and register 1Ah (IFCOUNT_H) after waiting for the time of 9ms (=gate time (8ms) + 1ms). The calculation of the frequency is as follows.

(COUNT value \times 2) / gate time (8msec) = Measurement frequency Example) In case of IF frequency 600kHz

(2400×2)/8msec=600kHz -> COUNT value is 2400 (decimal).

After acquisition of the count data, write 00h into 12h.

	7		0		Not use
106	6	DENIFCOUNT	0		Enable (1:ON, 0:OFF)
	5	DENF0OSC	0	006	Enable (1:ON, 0:OFF)
	4	DENIFFREQ	0		Enable (1:ON, 0:OFF)
1211	3		0	0011	Not use
	2	DSCTCOUNT	0		
	1		0		Selection of gate time
	0		0		

FOOSC frequency measurement * Transmit data in order in the table.

Register address	BIT	Bit name	Binary value	Hex value	Memo
12h	7		0		Not use
	6	DENIFCOUNT	1		Enable (1:ON, 0:OFF)
	5	DENF0OSC	1		Enable (1:ON, 0:OFF)
	4	DENIFFREQ	1	746	Enable (1:ON, 0:OFF)
	3		0	740	Not use
	2	DSCTCOUNT	1		Selection of count
	1		0		frequency (f0 detection
	0		0		of oscillation frequency)
13h	7		0		Not use
	6		0		Not use
	5		0		Not use
	4		0	OFh	Not use
	3		0	050	Not use
	2	CTE	1		Count start trigger
	1	GT[1]	0		Selection of gate time
	0	GT[0]	1		(8msec)

After transmitting data, by reading register 1Dh (F0_L) and register 1Eh (F0_H) after waiting for the time of 9ms (=gate time (8msec) + 1msec), acquire count data. The calculation of the frequency is similar to the calculating formula of the IF frequency. Use 8msec both for IF and F0OSC for gate time.

After acquisition of the count data, write 00h into 12h.

	7		0		Not use
12h	6	DENIFCOUNT	0		Enable (1:ON,0:OFF)
	5	DENF0OSC	0		Enable (1:ON,0:OFF)
	4	DENIFFREQ	0	006	Enable (1:ON,0:OFF)
	3		0	0011	Not use
	2	DSCTCOUNT	0		Oalastian of
	1		0		Selection of
	0		0		

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, afflictes, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal