Monolithic Digital IC

LB11847



PWM Current Control Type Stepping Motor Driver

Preliminary

Overview

The LB11847 is a driver IC for stepping motors with PWM current control bipolar drive (fixed OFF time). A special feature of this IC is that V_{REF} voltage is constant while the current can be set in 15 steps, allowing drive of motors ranging from 1-2 phase exciter types to 4W 1-2 phase exciter types. The current decay pattern can also be selected (SLOW DECAY, FAST DECAY, MIX DECAY) to increase the decay of regenerative current at chopping OFF, thereby improving response characteristics. This is especially useful for carriage and paper feed stepping motors in printers and similar applications where highprecision control and low vibrations are required.

Package Dimensions

unit: mm

3147B-DIP28H



Features

- PWM current control (fixed OFF time)
- Load current digital selector (1-2, W1-2, 2W1-2, 4W1-2 phase exciter drive possible)
- Selectable current decay pattern (SLOW DECAY, FAST DECAY, MIX DECAY)
- Simultaneous ON prevention function (feedthrough current prevention)
- Noise canceler
- Built-in thermal shutdown circuit
- Built-in logic low-voltage OFF circuit

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Motor supply voltage	V _{BB}		50	V
Output peak current	I _{OPEAK}	$t_W \le 20 \ \mu s$	1.75	А
Output continuous current	I _O max		1.5	А
Logic supply voltage	V _{CC}		7.0	V
Logic input voltage range	V _{IN}		–0.3 to V _{CC}	V
Emitter output voltage	VE		1.0	V
Allowable power dissipation	Pd max	Ta = 25°C	3.0	W
		With heat sink	20	W
Operating temperature	Topr		-20 to +85	°C
Storage temperature	Tstg		–55 to +150	°C

Allowable Operating Ranges at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Motor supply voltage range	V _{BB}		10 to 45	V
Logic supply voltage range	V _{CC}		4.75 to 5.25	V
Reference voltage range	V _{REF}		0.0 to 3.0	V



Electrical Characteristics at Ta = 25° C, V_{BB} = 45V, V_{CC} = 5V, V_{REF} = 1.52V

Parameter	Symbol	Conditions		Ratings		Unit
	C J		min	typ	max	0
[Output Block]						
Output stage supply voltage	I _{BB ON}		2.3	3.5	5.0	mA
	I _{BB OFF}		0.5	0.8	1.1	mA
Output saturation voltage	V _O (sat)1	I _O = +1.0A, sink		1.2	1.6	V
	V _O (sat)2	I _O = +1.5A, sink		1.5	1.9	V
	V _O (sat)3	I _O = -1.0A, source		1.9	2.2	V
	V _O (sat)4	I _O = -1.5A, source		2.2	2.4	V
Output leak current	I _O (leak)1	$V_{O} = V_{BB}$, sink			50	μA
	I _O (leak)2	V _O = 0V, source	-50			μΑ
Output sustain voltage	V _{SUS}	L = 15 mH, I _O = 1.5A, Guaranteed design value	45			V
Logic Block]			-			
Logic supply voltage	I _{CC ON}	I ₄ = 2.0V, I ₃ = 2.0V, I ₂ = 2.0V, I ₁ = 2.0V	19.5	26	36.5	mA
	I _{CC OFF}	ENABLE = 2.0V	10.5	15	19.5	mA
nput voltage	V _{IH}		2.0			V
	V _{IL}				0.8	V
nput current	Чн	V _{IH} = 2.0V			100	μA
	I _{IL}	V _{IL} = 0.8V	-10			μA
Sensing voltage	VE	$I_4 = 2.0V, I_3 = 2.0V, I_2 = 2.0V, I_1 = 2.0V$	0.470	0.50	0.525	V
		$I_4 = 2.0V, I_3 = 2.0V, I_2 = 2.0V, I_1 = 0.8V$	0.445	0.48	0.505	V
		I ₄ = 2.0V, I ₃ = 2.0V, I ₂ = 0.8V, I ₁ = 2.0V	0.425	0.46	0.485	V
		$I_4 = 2.0V, I_3 = 2.0V, I_2 = 0.8V, I_1 = 0.8V$	0.410	0.43	0.465	V
		$I_4 = 2.0V, I_3 = 0.8V, I_2 = 2.0V, I_1 = 2.0V$	0.385	0.41	0.435	V
		$I_4 = 2.0V, I_3 = 0.8V, I_2 = 2.0V, I_1 = 0.8V$	0.365	0.39	0.415	V
		$I_4 = 2.0V, I_3 = 0.8V, I_2 = 0.8V, I_1 = 2.0V$	0.345	0.37	0.385	V
		$I_4 = 2.0V, I_3 = 0.8V, I_2 = 0.8V, I_1 = 0.8V$	0.325	0.35	0.365	V
		$I_4 = 0.8V, I_3 = 2.0V, I_2 = 2.0V, I_1 = 2.0V$	0.280	0.30	0.325	V
		$I_4 = 0.8V, I_3 = 2.0V, I_2 = 2.0V, I_1 = 0.8V$	0.240	0.26	0.285	V
		$I_4 = 0.8V, I_3 = 2.0V, I_2 = 0.8V, I_1 = 2.0V$	0.195	0.22	0.235	V
		$I_4 = 0.8V, I_3 = 2.0V, I_2 = 0.8V, I_1 = 0.8V$	0.155	0.17	0.190	V
		$I_4 = 0.8V, I_3 = 0.8V, I_2 = 2.0V, I_1 = 2.0V$	0.115	0.13	0.145	V
		$I_4 = 0.8V, I_3 = 0.8V, I_2 = 2.0V, I_1 = 0.8V$	0.075	0.09	0.100	V
Reference current	I _{REF}	V _{REF} = 1.5V	-0.5			μA
CR pin current	I _{CR}	CR = 1.0V	-4.6		-1.0	mA
MD pin current	I _{MD}	MD = 1.0V, CR = 4.0V	-5.0			μA
DECAY pin current Low	IDECL	V _{DEC} = 0.8V	-10			μA
DECAY pin current High	IDECL	V _{DEC} = 2.0V			5	μΑ
Thermal shutdown temperature	TSD			170	-	°C
Logic ON voltage	L _{VSD} 1		3.35	3.65	3.95	V
Logic OFF voltage	L _{VSD} 2		3.20	3.50	3.80	V
L _{VSD} hysteresis width			0.065	0.15	0.23	v

Truth Table

PHASE	ENABLE	OUT _A	OUT _Ā
н	L	н	L
L	L	L	н
_	н	OFF	OFF

Set Current Truth Table

I _A 4	I _A 3	I _A 2	I _A 1	Set current I _{OUT}	Current ratio (%)
1	1	1	1	11.5/11.5 × V _{REF} /3.04RE = I _{OUT}	100
1	1	1	0	11.0/11.5 × V _{REF} /3.04RE = I _{OUT}	95.65
1	1	0	1	10.5/11.5 × V _{REF} /3.04RE = I _{OUT}	91.30
1	1	0	0	$10.0/11.5 \times V_{REF}/3.04RE = I_{OUT}$	86.95
1	0	1	1	$9.5/11.5 \times V_{REF}/3.04RE = I_{OUT}$	82.61
1	0	1	0	$9.0/11.5 \times V_{REF}/3.04RE = I_{OUT}$	78.26
1	0	0	1	$8.5/11.5 \times V_{REF}/3.04RE = I_{OUT}$	73.91
1	0	0	0	8.0/11.5 × V _{REF} /3.04RE = I _{OUT}	69.56
0	1	1	1	$7.0/11.5 \times V_{REF}/3.04RE = I_{OUT}$	60.87
0	1	1	0	$6.0/11.5 \times V_{REF}/3.04RE = I_{OUT}$	52.17
0	1	0	1	$5.0/11.5 \times V_{REF}/3.04RE = I_{OUT}$	43.48
0	1	0	0	$4.0/11.5 \times V_{REF}/3.04RE = I_{OUT}$	34.78
0	0	1	1	3.0/11.5 × V _{REF} /3.04RE = I _{OUT}	26.08
0	0	1	0	$2.0/11.5 \times V_{REF}/3.04RE = I_{OUT}$	17.39

* Current ratio (%) is the calculated set current value.

Current Decay Switching Truth Table

Current decay mode	DECAY pin	MD pin	Output chopping		
SLOW DECAY	SLOW DECAY H		Upper-side chopping		
FAST DECAY	L	L	Dual-side chopping		
MIX DECAY	L	4V to 1.5V input voltage setting	CR voltage > MD : dual-side chopping CR voltage < MD : upper-side chopping		

Pin Function

Pin number	Pin name	Function description					
1	MD	Sets the OFF time for FAST mode and SLOW mode in MIX DECAY					
		Setting input range: 4V to 1.5V					
2	V _{REF} 1	Output set current reference supply pins					
13	V _{REF} 2	Setting voltage range: 0V to 3V					
3	CR1	Output OFF time setting pins for switching operation					
12	CR2						
4	E1	Pins for controlling the set current with sensing resistor RE					
11	E2						
5	DECAY1	SLOW mode/FAST mode selector pins					
10	DECAY2	SLOW DECAY: H					
		FAST DECAY: L					
6	$OUT_{\overline{A}}$						
7	OUT _A	Output pins					
8	OUT _B						
9	OUTB						
14	V _{BB}	Output stage supply voltage pin					
15	GND	Ground pin					
27	PHASE1	Output phase selector input pins					
16	PHASE2						
26	ENABLE1	Output ON/OFF setting input pins					
17	ENABLE2						
22, 23	I _A 4, I _A 3						
24, 25	I _A 2, I _A 1	Output set current digital input pins					
21, 20	I _B 4, I _B 3	15-stage voltage setting					
19, 18	I _B 2, I _B 1						
28	V _{CC}	Logic block supply voltage pin					

Pin Assignment



Block Diagram



Sequence Table

				Pha	se A				Phase B			Phase 1-2	Dhasa W/4 0	Dhase OW/4 O	Dhana 414/4 0			
No.	I _A 4	I _A 3	I _A 2	I _A 1	ENA1	PHA1	I _{OUT}	I _B 4	I _B 3	I _B 2	I _B 1	ENA2	PHA2	I _{OUT}	Phase 1-2	Phase W1-2	Phase 2W1-2	Phase 4W1-2
0	1	1	1	1	0	0	100%	0	0	1	0	1	*	0%	\checkmark	1	√	√
1	1	1	1	1	0	0	100	0	0	1	0	0	0	17.39				\checkmark
2	1	1	1	1	0	0	100	0	0	1	1	0	0	26.08			\checkmark	\checkmark
3	1	1	1	0	0	0	96.65	0	1	0	0	0	0	34.78				\checkmark
4	1	1	0	1	0	0	91.30	0	1	0	1	0	0	43.48		\checkmark	\checkmark	\checkmark
5	1	1	0	0	0	0	86.95	0	1	1	0	0	0	52.17				\checkmark
6	1	0	1	1	0	0	82.61	0	1	1	1	0	0	60.87			\checkmark	\checkmark
7	1	0	1	0	0	0	78.26	1	0	0	0	0	0	69.56				\checkmark
8	1	0	0	1	0	0	73.91	1	0	0	1	0	0	73.91	\checkmark	\checkmark	\checkmark	\checkmark
9	1	0	0	0	0	0	69.56	1	0	1	0	0	0	78.26				\checkmark
10	0	1	1	1	0	0	60.87	1	0	1	1	0	0	82.61			\checkmark	\checkmark
11	0	1	1	0	0	0	52.17	1	1	0	0	0	0	86.95				\checkmark
12	0	1	0	1	0	0	43.48	1	1	0	1	0	0	91.30		\checkmark	\checkmark	\checkmark
13	0	1	0	0	0	0	34.78	1	1	1	0	0	0	96.65				\checkmark
14	0	0	1	1	0	0	26.08	1	1	1	1	0	0	100			\checkmark	\checkmark
15	0	0	1	0	0	0	17.39	1	1	1	1	0	0	100				\checkmark
16	0	0	0	1	1	*	0	1	1	1	1	0	0	100	\checkmark	\checkmark	\checkmark	\checkmark
17	0	0	1	0	0	1	17.39	1	1	1	1	0	0	100				\checkmark
18	0	0	1	1	0	1	26.08	1	1	1	1	0	0	100			~	\checkmark
19	0	1	0	0	0	1	34.78	1	1	1	0	0	0	95.65				\checkmark
20	0	1	0	1	0	1	43.48	1	1	0	1	0	0	91.30		\checkmark	~	\checkmark
21	0	1	1	0	0	1	52.17	1	1	0	0	0	0	86.95				\checkmark
22	0	1	1	1	0	1	60.87	1	0	1	1	0	0	82.61			~	\checkmark
23	1	0	0	0	0	1	69.56	1	0	1	0	0	0	78.26				\checkmark
24	1	0	0	1	0	1	73.91	1	0	0	1	0	0	73.91	\checkmark	\checkmark	\checkmark	V
25	1	0	1	0	0	1	78.26	1	0	0	0	0	0	69.56				V
26	1	0	1	1	0	1	82.61	0	1	1	1	0	0	60.87			\checkmark	V
27	1	1	0	0	0	1	86.95	0	1	1	0	0	0	52.17				\checkmark
28	1	1	0	1	0	1	91.30	0	1	0	1	0	0	43.48		\checkmark	√	V
29	1	1	1	0	0	1	95.65	0	1	0	0	0	0	34.78				V
30	1	1	1	1	0	1	100	0	0	1	1	0	0	26.08			1	V
31	1	1	1	1	0	1	100	0	0	1	0	0	0	17.39				\checkmark

* : lout percentage (%) is the calculated setting value.

Switch Timing Chart during PWM Drive



MIX DECAY



ton : Output ON time

toff : Output OFF time

 $t_{\rm m}^{\rm -1}$: FAST DECAY time in MIX DECAY mode

 t_n : Noise cancelling time

MIX DECAY logic setting

DECAY pin : L

MD pin : 1.5V to 4.0V voltage setting

CR voltage and MD pin voltage are compared to select dual-side chopping or upper-side chopping.

CR voltage > MD pin voltage: dual-side chopping

CR voltage < MD pin voltage: top-side choppinng

SLOW DECAY current path

Regenerative current during upper-side transistor switching operation



Current path in FAST DECAY mode





Composite Vectors of Set Current (1 step normalized to 90°)

No.	θ	Rotation angles	Composite vectors
0	θ0	0°	100.0
1	θ1	9.87°	101.5
2	θ2	14.6°	103.35
3	θ3	20.0°	101.78
4	θ4	25.5°	101.12
5	θ5	30.96°	101.4
6	θ6	36.38°	102.61
7	θ7	41.63°	104.7
8	θ8	45.0°	104.5
9	θ9	48.37°	104.7
10	θ10	53.62°	102.61
11	θ11	59.04°	101.4
12	θ12	64.5°	101.12
13	θ13	70.0°	101.78
14	θ14	75.4°	103.35
15	θ15	80.13°	101.5
16	θ16	90.0°	100.0

A12540

* Rotation angle and composite spectrum are calculated values.

Set Current Waveform Model



Sample Application Circuit



Notes on Usage

1. External diodes

Because this IC uses upper-side transistor switching in SLOW DECAY mode and dual-side transistor switching in FAST DECAY mode, it requires external diodes between the OUT pins and ground for the regenerative current during switching OFF. Use Schottky barrier diodes with low VF.

2. V_{REF} pin

Because the V_{REF} pin serves for input of the set current reference voltage, precautions against noise must be taken. The input voltage range is 0 to 3.0V.

3. GND pin

The ground circuit for this IC must be designed so as to allow for high-current switching. Blocks where high current flows must use low-impedance patterns and must be removed from small-signal lines. Especially the ground connection for the sensing resistor RE at pin E, and the ground connection for the Schottky barrier diodes should be in close proximity to the IC ground.

The capacitors between V_{CC} and ground, and V_{BB} and ground should be placed close to the V_{CC} and V_{BB} pins, respectively.

4. Simultaneous ON prevention function

This IC incorporates a circuit to prevent feedthrough current when phase switching. For reference, the output ON and OFF delay times at PHASE and ENABLE switching are given below.

Reference data * typical value

		Sink side	Source side
PHASE switching	ON delay time	1.9 μs	2.2 μs
(Low -> High)	OFF delay time	0.8 µs	1.8 μs
PHASE switching	ON delay time	1.4 μs	1.7 μs
(High -> Low)	OFF delay time	0.9 µs	1.35 μs
ENABLE switching	ON delay time	2.15 μs	2.75 μs
	OFF delay time	1.2 μs	5.8 μs

5. Noise canceler

This IC has a noise canceling function to prevent malfunction due to noise spikes generated when switching ON. The noise cancel time t_n is determined by internal resistance of the CR pin and the constant of the externally connected CR components. The constant also determines the switching OFF time.

Figure 1 shows the internal configuration at the CR pin, and Figure 2 shows the CR pin constant setting range.

Equation when logic voltage $V_{CC} = 5 V$ CR pin voltage E1 = $V_{CC} \cdot R/(R1+R2+R)$ [V] Noise cancel time $t_n \rightleftharpoons (R1+R2) \cdot C \cdot \ln \{(E1-1.5)/(E1-4.0)\}$ [s] Switching OFF time $t_{off} \rightleftharpoons -R \cdot C \cdot \ln (1.5/E1)$ [s] Internal resistance at CR pin : R1 = 1 k Ω , R2 = 300 Ω (typ.)

*The CR constant setting range in Figure 2 on page 15 is given for reference. It applies to a switching OFF time in the range from 8 to 100 μ s. The switching time can also be made higher than 100 μ s. However, a capacitor value of more than several thousand pF will result in longer noise canceling time, which can cause the output current to become higher than the set current. The longer switching OFF time results in higher output current ripple, causing a drop in average current and rotation efficiency. When keeping the switching OFF time within 100 μ s, it is recommended to stay within the CR constant range shown in Figure 2.

Internal configuration at CR pin



Switching OFF Time and CR Setting Range (t_{off} time : approx. 8 to 100 μs)



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data,services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 1999. Specifications and information herein are subject to change without notice.