



# IF Signal Processing (VIF + SIF) Circuit for TV / VCR Use

The LA7530N is an IC containing the VIF section and SIF section on a single chip in the DIP20S package. The use of the small-sized package serves to make VTR tuner units smaller.

As compared with the LA7530, the LA7530N is provided with 2 pins for IF AGC, permitting higher AGC speed. The LA7530N can substitute for the LA7530, but the LA7530 cannot substitute for the LA7530N. For 9V supply, use the LA7533.

# Functions

- VIF section: VIF AMP, VIDEO DET, PEAK IF AGC, B/W NOISE CANCELLER, RF AGC, AFT, VIDEO MUTE.
- · SIF section: SIF LIMITER AMP, FM DET, SND MUTE.

# Features

- · High-gain VIF amp requiring no preamp.
- · Higher AGC speed.

5/21/10/20

- · Adjustment-free FM detector because of ceramic discriminator-used quadrature detection.
- Possible to mute video, sound for VTR.
- Small-sized package.
- · Minimum number of external parts required.

		unit	
V <sub>CC</sub> max		14	v
I <sub>16</sub> max		5	mA
V <sub>20</sub> max		Vcc	v
Pdmax	Ta≦40°C	1.1	Ŵ
Topr		-20  to  + 70	°C
Tstg		-55  to  + 125	°Ċ
°С			unit
V <sub>CC</sub>		12	V
V <sub>CC</sub> op		9 to 13.2	v
	I <sub>16</sub> max V <sub>20</sub> max Pd max Topr Tstg °C V <sub>CC</sub>	$I_{16} \max V_{20} \max Pd \max Ta \leq 40^{\circ}C$ Topr Tstg $V_{CC}$	$\begin{array}{ccccccc} V_{CC} \max & & & & 14 \\ I_{16} \max & & & 5 \\ V_{20} \max & & V_{CC} \\ Pd \max & Ta \leq 40^{\circ}C & & 1.1 \\ Topr & & -20 \text{ to } +70 \\ Tstg & & -55 \text{ to } +125 \\ \end{array}$

Package Dimensions (unit:mm) 3021B



SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN LA7530N

Operating Characteristics at T			MHz(V	IF),		
	=4.5MHz(SI)	F)	min	typ	max	unit
Total Circuit Current	<u>I</u> 17	DC	47	58	74	mA
Maximum RF AGC Voltage	$V_{10H}$	DC	8.5	8.9	9.2	v
Minimum RF AGC Voltage	V10L	DC			0.5	. V
Quiescent Video Output Voltage	≥ V16	DC	5.7	6.1	6.5	v
Quiescent AFT Ouptut Voltage	V <sub>11</sub>	DC	4.5	6.5	7.5	v
Input Sensitivity	Vi	fm = 400 Hz, 40% AM,	30	36	42	dBµ
100 D	~~	Vo=0.8Vp-p				-
AGC Range	GR	fm = 400Hz, 40%AM,	57	65		dB
No. 1. All 11 T		Vo=0.8Vp-p				
Maximum Allowable Input	Vi max	fm = 15kHz, 78%AM	100	200		mVrms
When Outward A multitud		$V_0 = \pm 1 dB$		_		
Video Output Amplitude	Vo(VIDEO)	Vi = 10 mVrms,	1.9	2.2	2.5	Vp-p
Output RAI	ODI	fm = 15kHz, 78%AM		<b>.</b> .		
Output S/N Carrier Leak	S/N	$V_i = 10mVrms CW$	48	54		dB
Carrier Leak	$\mathbf{CL}$	Vi = 100 mVrms,	50	55		dB
Maximum AFT Voltage	17	fm = 15 kHz, 78%AM				
Minimum AFT Voltage	$V_{11H}$	Vi=10mVrms CW SWEEP	11	11.4		V
AFT Detection Sensitivity	V <sub>11L</sub> Sf	Vi=10mVrms CW SWEEP	00	0.5	1.0	V
White Noise Threshold Level	V	Vi=10mVrms CW SWEEP Vi=10mVrms SWEEP	80	110		mV/kHz
White Noise Clamp Level	VWTH	Vi=10mVrms SWEEP	6.4	6.8	7.2	V
Black Noise Threshold Level	VWCL	Vi=10mVrms SWEEP	4.2	4.6		V
Black Noise Clamp Level	V <sub>BTH</sub>	Vi=10mVrms SWEEP	2.1	2.4	2.7	V V
SIF Output Signal Voltage	V <sub>BCL</sub> Vo (SIF)	P/S = 20 dB	3.8 80	4.2 140	4.6	mVrms
Frequency Characteristic	fo	-3dB	5		210	MHz
Differential Gain	f <sub>C</sub> DG	Vi=-27dBm (peak) 87.5%	0	7 3		M HZ %
Dinorommur dum	Du	VIDEOMOD		3		70
Differential Phase	DP	Vi = -27 dBm (peak) 87.5%		3		deg
= ============================	21	VIDEOMOD		0		ueg
Input Resistance	Ri		1.0	1.5	2.0	kΩ
Input Capacitance	Ĉi		1.0	3.0	6.0	pF
SIF Limiting Voltage	Ŭi (lim)	-3dB		200	500	μVrms
Detection Output Voltage	Vo (DET)	$V_i = 100 \text{mVrms, fm} = 400 \text{Hz},$	450	680	850	mVrms
- 0	· · · · · · · · · · · · · · · · · · ·	$\Delta f = \pm 25 k Hz$	100	000	000	111 4 1 1119
Total Harmonic Distortion	THD (DET)	$V_i = 100 \text{mVrms, fm} = 400 \text{Hz},$		0.5	1.3	%
	· 、 /	$\Delta f = \pm 25 \text{kHz}$		0.0	1.0	10
AM Rejection	AMR	$\overline{Vi} = 100 \text{mVrms}, \text{fm} = 400 \text{Hz},$	50	60		dB
-		$\Delta f = \pm 25 \text{kHz}, 30\% \text{AM}$				u D

Usage Note: 1. Protective circuits must be inserted when using this IC with lines directly connecting the IC pins to external circuits. (For example, this applies to pins 12 and 15.)

2. A 1000pF capacitor must be connected between either pin 5 and ground or between pin 5 and pin 8 to prevent VIF amplifier oscillation.

# **Equivalent Circuit Block Diagram**



### Sample Application Circuit (Japan)

\* The LA7530N differs from the LA7530 in the circuit externaly connected to pins 5, 8



#### Unit (resistance: $\Omega$ , capacitance:F)



This catalog provide information as of May, 1995. Specifications and information herein are subject to change without notice.