36V, 2A, 520KHz, Synchronous, Step-Down Converter

LA1412

Overview

The LA1412 is an to easy use synchronous stepdown Buck. Which integrated low on resistance high-side and low-side power The MOSFETs



LA1412 can deliver 2A of output current efficiently with constant on time (COT) control for fast loop response.

5半导体有限公司

Lattice Art Semiconductor

The LA1412 achieves high power conversion efficiency over a wide load range by scaling down the switching frequency under light-load conditions to reduce switching and gate driving losses. The LA1412 has built-in protection features, such as cycle-by-cycle current limit, hiccup mode short-circuit protection, FB open short protection and thermal shutdown in case of excessive power dissipation. The LA1412 is available in a space-saving SOT23-6L package.


Features

- 4.5V to 36V Wide Input Range
- 2A Continuous Output Current
- 135mΩ/85mΩ Internal Power MOSFETs
- Constant On Time Control for Fast Loop Response
- 520KHz Switching Frequency
- Pulse Frequency Modulation at Light Load
- Support Up to 98% Large Range Duty Cycle
- Internal Soft Start
- Output Voltage Adjustable from 0.6V
- Support Pre-Biased Output Startup
- Full Protection, Over Current Protection and Hiccup, Output Over Voltage Protection, FB Open Short Protection, Over Temperature Protection
- Available in a SOT23-6L Package

Applications

- Surveillance Camera
- Home Appliance and Whitegoods
- Multi-functional Printer
- Automotive
- Industrial Control

Typical Application






Package Mark and Order Information

Device	Package	Temperature range	Packaging Type	Purchase Contact
LA1412	SOT23-6L	-40 to 150 ℃	T/R 3000pcs/roll	sales@latticeart.com

Pin Diagram




XXXXXX: Lot number 01412: Product code

Pin Description

Pin No.	Symbol	Pin Description
1	GND	Power Ground terminal.
2	SW	Switching output of the convertor. Internally connected to source of the high-side FET and drain of the low-side FET. Connect to power inductor.
3	VIN	Supply input terminal to internal bias LDO and high-side FET. Connect to input supply and input bypass capacitors CIN. Input bypass capacitors must be directly connected to this pin and GND.
4	FB	Feedback input to the convertor. Connect a resistor divider to set the output voltage. Never short this terminal to ground during operation.
5	EN	Precision enable input to the convertor. Do not float. High = on, Low = off. Can be tied to VIN by a resistor. Precision enable input allows adjustable UVLO by external resistor divider.
6	BST	Bootstrap capacitor connection for high-side FET driver. Connect a high quality 100nF capacitor from this pin to the SW pin.



Block Diagram



Absolute Maximum Ratings (Note 1)

Symbol	Definition	Ratings	Unit
VIN	VIN to GND	-0.3~38	V
SW	SW to GND	-0.7 (-5V in 10ns)~VIN + 0.7	V
EN	Max Input current to EN pin	100 ⁽²⁾	uA
BST	BST to SW	-0.3~6	V
All Other Pins		-0.3~6	V
Tstg	Storage temperature	-55 to150	°C
Tj	Junction temperature	-40 to150	°C

 $T_A=25^{0}C$, unless otherwise specified.

Note 1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are not tested at manufacturing.

Note 2: For details on ENs ABS max rating, please refer to the Enable Control section.

Recommended Operating Conditions

Symbol	Definition	Ratings	Unit
BST	BST to SW	4~5	V
FB	FB to GND	0~1	V
EN	EN to GND	0~5	V
VIN	VIN to GND	4.5~36	V
Vout	Vout to GND	0.6~VIN*D _{MAX} ⁽³⁾ or	V
	\mathcal{C}	13V	
Ιουτ	Max Continuous Output Current	2	А

Note 3: DMAX = TON_MAX/(TON_MAX + TOFF_MIN). Typical value is 98%.

Thermal Resistance (Note 4)

Symbol	Definition	Ratings	Unit
Rejc	Junction to case thermal resistance	21	°C/W
R θJA	Junction to ambient thermal resistance	40	°C/W

Note 4: Measured on EV1412-00B 2-Layer PCB.

ESD Rating

Symbol	Definition	Ratings	Unit
НВМ	Human body model	± 2000	V
CDM	Changed device model	± 500	V

Electrical Characteristics


VIN=12V, VEN=2V, TA=25°C, unless otherwise specified.

Symbol	Parameter	Condition	Min	Тур	Max	Units
VIN _{UVR}	VIN UVLO rising		4.1	4.25	4.4	V
	threshold		4.1	4.20	4.4	v
VINUVF	VIN UVLO falling		3.85	4.0	4.15	v
	threshold		0.00		4.10	
VIN_{UV_hys}	VIN UVLO hysteresis			0.25		V
IQS	Shutdown supply	V _{EN} < 0.3V V _{IN} =12V		1	3	μA
	current			•	Ŭ	P// 1
lq	Quiescent supply	No load, VFB =		160		μA
	current	0.83V, no switching	100		μ.,	
LKG _{HS}	High-side leakage	$V_{EN} = 0V, V_{SW} = 0V$		> > > > > > > > > > > > > > > > > > >	1	μA
LKG _{LS}	Low-side leakage	$V_{EN} = 0V, V_{SW} = 12V$			1	μA
V_{FB}	Feedback voltage	TA=25°C	584	596	608	mV
		TA=-40°C ~ 125°C	581	596	611	mV
FB _{UVP}	Hiccup threshold			280		mV
I _{LK_FB}	Feedback leakage	V_{EN} = 1V, V_{FB} = 2V	\sim		0.1	μA
R _{ON_Hs}	High-side switch on	V _{BST} - V _{SW} = 5V		125		
	resistance			135		mΩ
R _{ON_LS}	Low-side switch on	V _{IN} = 12V		05		
	resistance			85		mΩ
LIM_LS	Low-side Current limit	TA=-40°C ~ 125°C	2.3	2.9	3.5	Α
I _{LIM_HS}	High-side Current limit	TA=-40°C ~ 125°C	3.6	4.8	5.8	Α
I _{LIM_ZCD}	Zero Crossing			100		mA
T _{SS}	Soft-start time	V _{FB} from 0% to		1.0	-	
		100%		1.8		ms
Fsw	Oscillator frequency		440	520	600	KHz
T _{ONMIN} ⁽⁵⁾	Minimum switch on			80		nS
	time			80		113
T _{OFFMIN} ⁽⁵⁾	Minimum switch off			120		nS
	time			120		113
D _{MAX}	Max duty cycle			98%		%
$V_{\text{EN}_{R}}$	Enable rising	Low to high	1.1	1.2	1.3	V
	threshold		1.1	1.2	1.3	V
$V_{\text{EN}_{\text{F}}}$	Enable falling	High to low	0.8	0 00	1.0	V
	threshold		0.0	0.9	1.0	V
$V_{\text{EN}_{\text{Hys}}}$	Enable Threshold			0.2		V
	Hysteresis			0.2		V
R _{EN}	Enable input resistor.			1500		kΩ
$T_{OTP_R}^{(5)}$	Thermal shutdown			150		°C
T _{OTP_Hys} ⁽⁵⁾	OTP hysteresis			20		°C


Note 5: Guaranteed by design


Typical Performance Characteristic


 V_{OUT} =5V: V_{IN} = 12V, C1 = 10 μ F, C2 = 22 μ F, L1 = 10 μ H, and T_A = +25°C, unless otherwise noted.





Typical Performance Characteristic (continued)


























Shut-Down through V_{IN} IOUT = 2A





Typical Performance Characteristic (continued)




IOUT = 0A












IOUT = 2A












Typical Performance Characteristic (continued)

 $V_{\text{IN}} = 12V, V_{\text{OUT}} = 5V, C1 = 10\mu\text{F}, C2 = 22\mu\text{F}, L1 = 10\mu\text{H}, and T_{\text{A}} = +25^{\circ}\text{C}, unless otherwise noted.}$

Load Transient

IOUT = 1A to 2A, 2 pcs 22uF Cout, 2.5A/us slew rate



Function Descriptions

Pulse-Width Modulation (PWM) Control

The LA1412 is fully integrated synchronous rectified step-down switch mode converter. Constant-on-time (COT) control is employed to provide fast transient response and easy loop stabilization. At the beginning of each cycle, the high-side MOSFET (HS-FET) is turned ON when the feedback voltage (VFB) is below the reference voltage (VREF), which indicates insufficient output voltage. The ON period is determined by both the output voltage and input voltage to make the switching frequency fairy constant over input voltage range.

After the ON period elapses, the HS-FET is turned off, or becomes OFF state. It is turned ON again when VFB drops below VREF. By repeating operation this way, the converter regulates the output voltage. The integrated low- side MOSFET (LS-FET) is turned on when the HS-FET is in its OFF state to minimize the conduction loss.To avoid shoot-through, a dead-time (DT) is internally generated between HS-FET off and LS-FET on, or LS-FET off and HS-FET on.

An internal compensation is applied for COT control to make a more stable operation even when ceramic capacitors are used as output capacitors, this internal compensation will then improve the jitter performance without affect the line or load regulation.

With the load decrease, the inductor current decrease too. Once the inductor current touch zero, the operation is transition from continuous-conduction-mode (CCM) to discontinuous- conduction-mode (DCM).


When the LA1412 works in pulse-frequency modulation (PFM) mode during light-load operation, the LA1412 reduces the switching frequency automatically to maintain high efficiency, and the inductor current drops almost to zero. When the inductor current reaches zero, the low-side will be off. The output capacitors discharge slowly to GND through R1 and R2. When VFB drops below the reference voltage, the HS-FET is turned on again. This operation improves device efficiency greatly when the output current is low.

Enable (EN) Control

Enable (EN) is a digital control pin that turns the regulator on and off. Drive EN high to turn on the regulator. Drive EN low to turn off the regulator. An internal $1.7M\Omega$ resistor from EN to GND allows EN to be floated to shut down the chip. EN is clamped internally using a 6V Zener diode. EN can connected to VIN directly by a resistor.

The EN Pin can connect to VIN by a pull-up resistor, but EN input current need below 100uA. For example, if VIN=24V, the IZener=(24-6)/RPULL-UP<100uA, So, RPULL-UP>180KQ.





Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The LA1412 UVLO comparator monitors the input voltage. The UVLO rising threshold is about 4.2V, while its falling threshold is consistently 3.9V.

Internal Soft Start (SS)

Soft start (SS) prevents the converter output voltage from overshooting during start-up. When the chip starts, the internal circuitry generates a soft-start voltage (VSS) that ramps up from 0V to 1V. When SS is below REF, SS overrides REF, so the error amplifier uses SS as the reference. When SS exceeds REF, the error amplifier uses REF as the reference. The SS time is set to 1.8ms internally.

Over-Current Protection (OCP) and Short Circuit Protection (SCP)

The LA1412 has a valley current-limit control. During LS-FET on, the inductor current is monitored. If the current is higher than valley current limit, the high side will not turn on again. The output voltage drops until VFB is below the under voltage (UV) threshold (typically 20% below the reference). Once UV is triggered, the LA1412 enters hiccup mode to restart the part periodically.

During OCP, the device attempts to recover from the over-current fault with hiccup mode. In hiccup mode, the chip disables the output power stage, discharges the soft start, and attempts to soft start again automatically. If the over-current condition still holds after the soft start ends, the device repeats this operation cycle until the over-current condition is removed and the output rises back to regulation levels. OCP is a non-latch protection.

Pre-Bias Start-Up

The LA1412 is designed for monotonic start-up into pre-biased loads. If the output is prebiased to a certain voltage during start-up, the BST voltage is refreshed and charged, and the voltage on the soft start is charged as well. If the BST voltage exceeds its rising threshold voltage and the soft-start voltage exceeds the sensed output voltage at FB, the part works normally.

Output Over-Voltage Protection

The LA1412 has implement output over-voltage protection. If output voltage rises above the regulated voltage, IC will stop switching to avoid the output voltage overshoot.

Input Over-Voltage Protection

The LA1412 has implement the input over voltage protection. IC will stop switching if input



voltage rises above 39V. This will increase the IC robustness against the surge voltage on the input. In the input over-voltage condition when input voltage drops below 38V, IC will restart switching again and output voltage will back to the regulated value after soft start.

Large Duty Cycle Operation

When LA1412 will automatically extend the frequency to support the application when VIN is close to VOUT. The frequency extend circuit will be triggered when Toff min time is reached. The LA1412 can support up to 98% maximum duty cycle.

Thermal Shutdown


Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 150°C, the entire chip shuts down. When the temperature falls below its lower threshold (typically 130°C), the chip is enabled again.



Application Information

Setting the Output Voltage

The LA1412 output voltage can be set by the external resistor dividers. The reference voltage is fixed at 0.6V. The feedback network is shown below Figure.



Feedback Network

Choose R₁ and R₂ using Equation:

$$\mathbf{V}_{\rm OUT} = V_{FB} \left(R_1 + R_2 \right) / R_2$$

Selecting the Inductor

For most applications, use a 3.3μ H to 47μ H inductor with a DC current rating at least 25% higher than the maximum load current. For the highest efficiency, use an inductor with a small DC resistance.

For most designs, the inductance value can be derived from Equation:

$$L = \frac{V_{OUT} * (V_{IN} - V_{OUT})}{V_{IN} * \Delta I_{L} * F_{OSC}}$$

Where ΔI_{L} is the inductor ripple current.

Choose the inductor ripple current to be approximately 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$

Table 1 lists the recommended feedback resistor values for common output voltages.

V _{OUT} (V)	υτ (V) R1 (kΩ)		L (µH)	С _{оит} (uF)
5	110	15	10	22
3.3	68	15	10	22

 Table 1: Resistor Selection for Common Output Voltages

Selecting the Output Capacitor

半导体有限公司

Lattice Art Semiconductor

The output capacitor (C2, C3) maintains the DC output voltage ripple. Use ceramic, tantalum, or low-ESR electrolytic capacitors. For best results, use low ESR capacitors to keep the output voltage ripple low. The output voltage ripple can be estimated with Equation:

$$\Delta V_{OUT} = \frac{V_{OUT}}{F_{OSC} * L} * (1 - \frac{V_{OUT}}{V_{IN}}) * (R_{ESR} + \frac{1}{8 * F_{OSC} * C_{OUT}})$$


Where L is the inductor value, and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor.

The characteristics of the output capacitor also affect the stability of the regulation system. The LA1412 can be optimized for a wide range of capacitance and ESR values.

PCB layout Guidelines

Efficient layout of the switching power supplies is critical for stable operation. For the high frequency switching converter, poor layout design may cause poor line or load regulation and stable issues. For best results, refer to below figure and follow the guidelines below.


- Place the input capacitor as close to VIN and GND as possible.
- Place the external feedback resistors as close to FB as possible.
- Keep the switching node (such as SW, BST) far away from the feedback network.
- Add a grid of thermal vias under the exposed pad to improve thermal conductivity.




• Figure 3 Recommend PCB Layout



Typical Application Circuits




Note: C6 is optional for better transient performance.





Tape and Reel Information



Information

Device	Pac kage	Pins	SPQ	Real	Reel	A0	B0	K0	P1	W
	Туре			Diameter	Width	(mm)	(mm)	(mm)	(mm)	(mm)
				(mm)	W1					
					(mm)					
LA1412	SOT23-6L	6	3000	178	9	3.25	3.3	1.38	4	8



Detail Package Outline Drawing

