

FEATURES

- High-Speed (15ns), Low Power 16-bit Cascadable ALU
- Extended Function Set (32 Advanced ALU Functions)
- □ All Registers Have a Bypass Path for Complete Flexibility
- Replaces IDT7383
- □ 68-pin PLCC, J-Lead

DESCRIPTION

The **L4C383** is a flexible, high speed, cascadable 16-bit Arithmetic and Logic Unit. The L4C383 is capable of performing up to 32 different arithmetic or logic functions.

The L4C383 can be cascaded to perform 32-bit or greater operations. See "Cascading the L4C383" on the next page.

ARCHITECTURE

The L4C383 operates on two 16-bit operands (A and B) and produces a 16-

bit result (F). Five select lines control the ALU and provide 19 arithmetic and 13 logical functions. Registers are provided on both the ALU inputs and the output, but these may be bypassed under user control. An internal feedback path allows the registered ALU output to be routed to one or both of the ALU inputs, accommodating chain operations and accumulation.

240%†**

ALU OPERATIONS

The S4–S0 lines specify the operation to be performed. The ALU functions and their select codes are shown in Table 1.

ALU STATUS

The ALU provides Overflow and Zero status bits. A Carry output is also provided for cascading multiple devices, however it is only defined for the 19 arithmetic functions. The ALU sets the Zero output when all 16 output bits are zero. The N, C16 and OVF flags for the arithmetic operations are defined in Table 2.

OPERAND REGISTERS

The L4C383 has two 16-bit wide input registers for operands A and B. These registers are rising edge triggered by a common clock. The A register is enabled for input by setting the ENA control LOW, and the B register is enabled for input by setting the ENB control LOW. When either the ENA control or ENB control is HIGH, the data in the corresponding input register will not change.

This architecture allows the L4C383 to accept arguments from a single 16-bit data bus. For those applications that do not require registered inputs, both the A and B operand registers can be bypassed with the FTAB control line.

Arithmetic Logic Units

08/16/2000-LDS.383-E



DEVICES INCORPORATED

TABLE 1	. ALU FUNCTIONS
S4-S0	FUNCTION
00000	A + B + C0
00001	A OR B
00010	A + B + C0
00011	Ā + B + C0
00100	A + C0
00101	Ā OR F
00110	A – 1 + Co
00111	Ā + Co
01000	A + F + C0
01001	A OR F
01010	A + F + C0
01011	Ā + F + Co
01100	F + B + C0
01101	Ā OR B
01110	$F + \overline{B} + C_0$
01111	F + B + C0
10000	A XOR B
10001	A AND B
10010	Ā AND B
10011	A XNOR B
10100	A XOR F
10101	A AND F
10110	Ā AND F
10111	ALL 1's + Co
11000	B + C0
11001	A AND B
11010	B + C0
11011	B – 1 + Co
11100	F + C0
11101	A OR B
11110	F – 1 + Co
11111	F + C0

When the FTAB control is asserted (FTAB = HIGH), data is routed around the A and B input registers; however, they continue to function normally via the ENA and ENB controls. The contents of the input registers will again be available to the ALU if the FTAB control is released.

16-bit Cascadable ALU (Extended Set)

ABLE 2. ALU STATUS FLAGS	
Bit Carry Generate = gi = AiBi Bit Carry Propagate = pi = Ai + Bi	for i = 0 15 for i = 0 15
P0 = p0 Pi = pi (Pi-1)	for i = 1 15
and $G_0 = g_0$ $G_i = g_i + p_i (G_{i-1})$ $C_i = G_{i-1} + P_{i-1} (C_0)$	for i = 1 15 for i = 1 15
then	
C16 = G15 + P15C0 OVF = C15 XOR C16 Zero = All Output Bits Equal Zero N = Sign Bit of ALU Operation	

OUTPUT REGISTER

T٨

The output of the ALU drives the input of a 16-bit register. This rising-edgetriggered register is clocked by the same clock as the input registers. When the \overline{ENF} control is LOW, data from the ALU will be clocked into the output register. By disabling the output register, intermediate results can be held while loading new input operands. Three-state drivers controlled by the \overline{OE} input allow the L4C383 to be configured in a single bidirectional bus system.

The output register can be bypassed by asserting the FTF control signal (FTF = HIGH). When the FTF control is asserted, output data is routed around the output register, however, it continues to function normally via the $\overline{\text{ENF}}$ control. The contents of the output register will again be available on the output pins if FTF is released.

CASCADING THE L4C383

Cascading the L4C383 to 32 bits is accomplished simply by connecting the C16 output of the least significant slice to the C0 input of the most sig-nificant slice. The S4-S0, ENA, ENB, and ENF lines are common to both devices. The Zero output flags should be logically ANDed to produce the Zero flag for the 32-bit result. The OVF and C16 outputs of the most significant slice are valid for the 32-bit result.

Propagation delay calculations for this configuration require two steps: First determine the propagation delay from the input of interest to the C16 output of the lower slice. Add this number to the delay from the C0 input of the upper slice to the output of interest (of the C0 setup time, if the F register is used). The sum gives the overall input-to-output delay (or setup time) for the 32-bit configuration. This method gives a conservative result, since the C16 output is very lightly loaded. Formulas for calculation of all critical delays for a 32-bit system are shown in Figures 4A through 4D.

Cascading to greater than 32 bits can be accomplished by simply connecting the C16 output of each slice to the C0 input of the next more significant slice. Propagation delays are calculated as for the 32-bit case, except that the C0 to C16 delays for all intermediate slices must be added to the overall delay for each path.



L4C383

IGURE 4A. FTAB = 0,	FTF = 0		
From Clock	To → F	Calculated Specification Lim = Same as 16-bit case	it
Clock	→ Other	$= (Clock \rightarrow C_{16}) + (C_0 \rightarrow Out)$	
Co	→ Other	$= (C_0 \rightarrow C_{16}) + (C_0 \rightarrow Out)$	
S4-S0 A, B	→ Other Setup time	= $(S4-S0 \rightarrow C16) + (C0 \rightarrow Out)$ = Same as 16-bit case	
C0	Setup time	$= (C_0 \rightarrow C_{16}) + (C_0 \text{ Setup time})$	
S4-S0	Setup time	$= (S4-S0 \rightarrow C16) + (C0 \text{ Setup time})$	e)
ENA, ENB, ENI		= Same as 16-bit case	,
Minimum cycle	time	= $(\text{Clock} \rightarrow \text{C}_{16}) + (\text{Co Setup time})$	e)
MOST SIGNIFICANT SLICE	A31-A16 B31-B16 D Q	A15-A0 D_{Q} D_{Q} D_{Q} D_{Q} D_{Q} CLOCK $C_{0},S4-S0$ C_{16} F C_{0} CLOCK $C_{0},S4-S0$ C_{16} F C_{16} F C_{16} F C_{16} F F C_{16} F F C C C C C C C C	LEAST SIGNIFICANT SLICE
IGURE 4B. FTAB = 0 ,	FTF = 1		
From	то <u>То</u>	Calculated Specification Lim	it
Clock	→ F	$= (Clock \rightarrow C_{16}) + (C_0 \rightarrow F)$	
e 1	→ Other	$= (Clock \rightarrow C_{16}) + (C_0 \rightarrow Out)$	
Clock			
Co	→ F	$= (C_0 \rightarrow C_{16}) + (C_0 \rightarrow F)$	
Co Co	→ Other	$= (C_0 \rightarrow C_{16}) + (C_0 \rightarrow Out)$	
C0 C0 S4-S0	\rightarrow Other \rightarrow F	$= (C_0 \rightarrow C_{16}) + (C_0 \rightarrow Out)$ = (S4-S0 \rightarrow C_{16}) + (C_0 \rightarrow F)	
C0 C0 S4-S0 S4-S0	$\begin{array}{c} \rightarrow & \text{Other} \\ \rightarrow & \text{F} \\ \rightarrow & \text{Other} \end{array}$	$= (C_0 \rightarrow C_{16}) + (C_0 \rightarrow Out)$	
C0 C0 S4-S0	\rightarrow Other \rightarrow F	$= (C_0 \rightarrow C_{16}) + (C_0 \rightarrow Out)$ = (S4-S_0 \rightarrow C_{16}) + (C_0 \rightarrow F) = (S4-S_0 \rightarrow C_{16}) + (C_0 \rightarrow Out)	



Arithmetic Logic Units



16-bit Cascadable ALU (Extended Set)

L4C383

E 4C. FTAB	= 1, FTF = 0		
	To → F → Other → Other → Other → Other Setup time Setup time Setup time Setup time Setup time Setup time IB, ENF Setup time o cycle time er accumulate loop)	Calculated Specification Limit = Same as 16-bit case = $(A, B \rightarrow C16) + (C0 \rightarrow Out)$ = $(C0 \rightarrow C16) + (C0 \rightarrow Out)$ = $(S4-S0 \rightarrow C16) + (C0 \rightarrow Out)$ = $(A, B \rightarrow C16) + (C0 \ Setup \ time)$ = $(C0 \rightarrow C16) + (C0 \ Setup \ time)$ = $(S4-S0 \rightarrow C16) + (C0 \ Setup \ time)$ = $Same \ as 16-bit \ case$ = $(Clock \rightarrow C16) + (C0 \ Setup \ time)$	
MOST SIGNIFICANT SLICE	· •	A15-A0 A A A C A C C C C C C C C	LEAST SIGNIFICANT SLICE
E 4D. FTAB	= 1, FTF = 1		
From A, B A, B Co Co S4-S0 A, B Co S4-S0 ENA, EN Minimum	To \rightarrow F \rightarrow Other \rightarrow F \rightarrow Other \rightarrow F \rightarrow OtherSetup timeSetup timeSetup timeSetup timeB, ENFSetup timeo cycle timeSetup timeer accumulate loop)	Calculated Specification Limit = $(A, B \rightarrow C16) + (C0 \rightarrow F)$ = $(A, B \rightarrow C16) + (C0 \rightarrow Out)$ = $(C0 \rightarrow C16) + (C0 \rightarrow Out)$ = $(C0 \rightarrow C16) + (C0 \rightarrow Out)$ = $(S4-S0 \rightarrow C16) + (C0 \rightarrow Out)$ = $(S4-S0 \rightarrow C16) + (C0 \rightarrow Out)$ = $(A, B \rightarrow C16) + (C0 \text{ Setup time})$ = $(C0 \rightarrow C16) + (C0 \text{ Setup time})$ = $(S4-S0 \rightarrow C16) + (C0 \text{ Setup time})$ = $(Clock \rightarrow C16) + (C0 \text{ Setup time})$	



MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
VCC supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	

OPERATING CONDITIONSTo meet specified electrical and switching characteristics**ModeTemperature Range** (Ambient)**Supply Voltage**Active Operation, Commercial 0° C to +70°C $4.75 \lor \leq$ Vcc $\leq 5.25 \lor$ Active Operation, Military -55° C to +125°C $4.50 \lor \leq$ Vcc $\leq 5.50 \lor$

ELECTRI	ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)										
Symbol	Parameter	Min	Тур	Max	Unit						
V он	Output High Voltage	V cc = Min., I OH = -2.0 mA	2.4			V					
V OL	Output Low Voltage	V CC = Min., I OL = 8.0 mA			0.5	V					
V IH	Input High Voltage		2.0		Vcc	V					
Vı∟	Input Low Voltage	(Note 3)	0.0		0.8	V					
lix	Input Current	Ground \leq V IN \leq V CC (Note 12)			±20	μA					
loz	Output Leakage Current	Ground \leq V OUT \leq V CC (Note 12)			±20	μA					
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		15	30	mA					
ICC2	Vcc Current, Quiescent	(Note 7)			1.5	mA					



SWITCHING CHARACTERISTICS — COMMERCIAL OPERATING RANGE (0°C to +70°C)

To Output	L4C383-55*					L4C3	83-40*			L4C3	883-26	
From Input	F15-F0	N	OVF, Z	C 16	F15-F0	N	OVF, Z	C 16	F15-F0	Ν	OVF, Z	C 16
FTAB = 0, FTF = 0												
Clock	32	38	53	36	26	30	44	32	22	22	26	22
Co			34	22			28	20	_	_	18	18
S4-S0		42	42	42		32	34	35	_	22	22	22
FTAB = 0, FTF = 1												
Clock	56	38	53	36	46	30	44	32	28	22	26	22
Co	37		34	22	30		28	20	22	_	18	18
S4-S0	55	42	42	42	40	32	34	35	26	22	22	22
FTAB = 1, FTF = 0												
A15-A0, B15-B0		36	46	37		30	40	32		22	22	22
Clock	32				26				22	_	_	_
Co			34	22			28	20	_	_	18	18
S4-S0		42	42	42		32	34	35	_	22	22	22
FTAB = 1, FTF = 1												
A15-A0, B15-B0	55	36	46	37	40	30	40	32	26	22	22	22
Clock	56	38	53	36	46	30	44	32	28	22	26	22
Co	37		34	22	30		28	20	22		18	18
S4-S0	55	42	42	42	40	32	34	35	26	22	22	22

GUARANTEED MINIMUM SETUP AND HOLD TIMES WITH RESPECT TO CLOCK RISING EDGE Notes 9, 10 (ns)													
		L4C3	83-55*			L4C383-40*				L4C383-26			
	FTAB = 0		FTAB = 1		FTAB = 0		FTAB = 1		FTAB = 0		FTAB = 1		
Input	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold	
A15-A0, B15-B0	8	2	35	2	8	2	28	2	8	2	16	2	
Co	21	0	21	0	16	0	16	0	8	0	8	0	
S4-S0	44	0	44	0	32	0	32	0	18	0	18	0	
ĒNĀ, ĒNB, ĒNF	10	2	10	2	10	2	10	2	8	2	8	2	

TRI-STATE ENABLE/DISABLE TIMES Notes 9, 10, 11 (ns)									
	L4C383-55*	L4C383-40*	L4C383-26						
t ena	20	18	16						
tDIS	20	18	16						

CLOCK CYCLE TIME AND PULSE WIDTH Notes 9, 10 (ns)								
	L4C383-55*	L4C383-40*	L4C383-26					
Minimum Cycle Time	43	34	20					
Highgoing Pulse	15	10	10					
Lowgoing Pulse	15	10	10					

*DISCONTINUED SPEED GRADE

Arithmetic Logic Units



SWITCHING CHARACTERISTICS — COMMERCIAL OPERATING RANGE (0°C to +70°C)

GUARANTEED MAXIMUM C			DELAYS	Note	s 9, 10 (n	ns)			
To Output		L4C3	383-20			L4C3	83-15*		
From Input	F15-F0	Ν	OVF, Z	C 16	F15-F0	N	OVF, Z	C16	
FTAB = 0, FTF = 0									
Clock	11	20	20	20	11	15	15	15	
Co		_	14	14			13	13	
S4-S0	—	18	20	18		14	15	14	
FTAB = 0, FTF = 1									
Clock	20	20	20	20	15	15	15	15	
Co	18		14	14	14		13	13	
S4-S0	20	18	20	18	15	14	15	14	
FTAB = 1, FTF = 0									
A15-A0, B15-B0	_	16	20	17		14	15	14	
Clock	11	_	_	_	11				
Co			14	14			13	13	
S4-S0	_	18	20	18		14	15	14	
FTAB = 1, FTF = 1									
A15-A0, B15-B0	20	16	20	17	15	14	15	14	
Clock	20	20	20	20	15	15	15	15	
Co	18	_	14	14	14		13	13	
S4-S0	20	18	20	18	15	14	15	14	

GUARANTEED MINIMUM SETUP AND HOLD TIMES WITH RESPECT TO CLOCK RISING EDGE Notes 9, 10 (ns)										
		L4C3	83-20		L4C383-15*					
	FTAE	3 = 0	FTAE	3 = 1	FTAE	B = 0	FTAE	3 = 1		
Input	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold		
A15-A0, B15-B0	5	0	14	0	5	0	12	0		
Co	12	0	12	0	10	0	10	0		
S4-S0	15	0	15	0	12	0	12	0		
ENA, ENB, ENF	5	0	5	0	5	0	5	0		

TRI-STATE	ENABLE/DISABI	LE TIMES Notes 9, 10, 11 (ns)	
	L4C383-20	L4C383-15 [*]	
t ENA	8	6	
tDIS	8	6	

CLOCK CYCLE TIN	IE AND PULSE	WIDTH Notes	9, 10 (ns)
	L4C383-20	L4C383-15*	
Minimum Cycle Time	18	14	
Highgoing Pulse	5	4	
Lowgoing Pulse	5	4	

*DISCONTINUED SPEED GRADE

= Arithmetic Logic Units



SWITCHING CHARACTERISTICS — MILITARY OPERATING RANGE (-55°C to +125°C)

GUARANTEED MAXIMUM	Сомвілат	TIONAL	DELAYS	Note	s 9, 10 (r	ns)						
To Output		L4C3	83-65*			L4C3	83-45*			L4C3	83-30*	
From Input	F15-F0	N	OVF, Z	C 16	F15-F0	N	OVF, Z	C 16	F15-F0	N	OVF, Z	C16
FTAB = 0, FTF = 0												
Clock	37	44	63	45	28	34	50	34	26	28	34	28
Co			42	25			32	23			22	22
S4-S0		48	48	48		38	38	38		28	28	28
FTAB = 0, FTF = 1												
Clock	68	44	63	45	56	34	50	34	34	28	34	28
Co	42		42	25	32		32	23	26		22	22
S4-S0	66	48	48	48	46	38	38	38	30	28	28	28
FTAB = 1, FTF = 0												
A15-A0, B15-B0		44	56	44		32	46	36		28	28	28
Clock	37				28		/// <u>//</u> ///		26		/// // ///	
Co			42	25			32	23		// // /	22	22
S4-S0		48	48	48		38	38	38		28	28	28
FTAB = 1, FTF = 1												
A15-A0, B15-B0	65	44	56	44	45	32	46	36	30	28	28	28
Clock	68	44	63	45	56	34	50	34	34	28	34	28
Co	42		42	25	32		32	23	26		22	22
S4-S0	66	48	48	48	46	38	38	38	30	28	28	28

GUARANTEED MINIMU	M SETUP AN	d Ho li	d Times	WITH	Respec	т то С	LOCK R	ISING E	DGE N	otes 9,	10 (ns)	
		L4C3	83-65*			L4C3	83-45*			L4C3	83-30*	
	FTAE	B = 0	FTAE	3 = 1	FTAE	B = 0	FTAE	3 = 1	FTAE	B = 0	FTAE	3 = 1
Input	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold
A15-A0, B15-B0	10	3	43	3	8	3	33	3	8	3	20	3
Co	25	0	25	0	20	0	20	0	12	0	12	0
S4-S0	50	0	50	0	36	0	36	0	20	0	20	0
ENA, ENB, ENF	12	2	12	2	10	2	10	2	10	2	10	2

TRI-STA	te Enable/Disabi	LE TIMES Notes	9, 10, 11 (ns)
	L4C383-65*	L4C383-45*	L4C383-30*
t ena	22	20	18
tDIS	22	20	18

CLOCK CYCLE TIN	IE AND PULSE	WIDTH Notes	s 9, 10 (ns)
	L4C383-65*	L4C383-45*	L4C383-30*
Minimum Cycle Time	52	38	26
Highgoing Pulse	20	15	12
Lowgoing Pulse	20	15	12

*DISCONTINUED SPEED GRADE

Arithmetic Logic Units



SWITCHING CHARACTERISTICS — MILITARY OPERATING RANGE (-55°C to +125°C)

GUARANTEED MAXIMUM		IONAL	DELAYS	Note	s 9, 10 (r	ns)			
To Output		/////	83-25*			/////	83-20*		
From Input	F15-F0	N	OVF, Z	C16	F15-F0	N	OVF, Z	C16	
FTAB = 0, FTF = 0									
Clock	14	24	24	24	14	20	20	20	
Co			18	18			16	16	
S4-S0		22	24	22		18	20	18	
FTAB = 0, FTF = 1									
Clock	25	24	24	24	20	20	20	20	
Co	21		18	18	17		16	16	
S4-S0	25	22	24	22	20	18	20	18	
FTAB = 1, FTF = 0									
A15-A0, B15-B0		20	25	22		17	20	17	
Clock	14				14				
Co			18	18			16	16	
S4-S0		22	24	22		18	20	18	
FTAB = 1, FTF = 1									
A15-A0, B15-B0	25	20	25	22	20	17	20	17	
Clock	25	24	24	24	20	20	20	20	
Co	21		18	18	17		16	16	
S4-S0	25	22	24	22	20	18	20	18	

GUARANTEED MINIMU	M SETUP AN	d Ho li	d Times	WITH	Respec	т то С	LOCK R	ISING E	DGE Notes 9, 10 (ns)	
		L4C3	83-25*			L4C3	83-20*			
	FTAE	B = 0	FTAE	3 = 1	FTAE	B = 0	FTAE	3 = 1		
Input	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold		
A15-A0, B15-B0	7	2	14	2	6	2	12	2		
Co	14	0	14	0	12	0	12	0		
S4-S0	19	0	19	0	16	0	16	0		
ENA, ENB, ENF	7	0	7	0	6	0	6	0		

TRI-STA	te Enable/Disabl	LE TIMES Notes 9, 10, 11	(ns)
	L4C383-25*	L4C383-20*	
t ena	14	10	
tDIS	14	10	

CLOCK CYCLE TIN	IE AND PULSE	WIDTH Notes	9, 10 (ns)
	L4C383-25*	L4C383-20*	
Minimum Cycle Time	20	18	
Highgoing Pulse	8	6	
Lowgoing Pulse	8	6	

*DISCONTINUED SPEED GRADE

= Arithmetic Logic Units





NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

$$\frac{NCV^2F}{4}$$

where

- N = total number of device outputs
- C = capacitive load per output
- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1 μF ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.

c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. For the tENA test, the transition is measured to the 1.5 V crossing point with datasheet loads. For the tDIS test, the transition is measured to the ± 200 mV level from the measured steady-state output voltage with ± 10 mA loads. The balancing voltage, VTH, is set at 3.5 V for Z-to-0 and 0-to-Z tests, and set at 0 V for Z-to-1 and 1-to-Z tests.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.



VoH* Measured VoH with IoH = -10mA and IoL = 10mA



DEVICES INCORPORATED

L4C383

16-bit Cascadable ALU (Extended Set)

	68-pin			68-pin										
	•					3	4	5	6	7	8	9	10	11
	A 2 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	A0 B15 B14 B13 B12 B12 B11	B10 B8 B8											
	$A9 \int_{10}^{9 \ 8 \ 7 \ 6 \ 5 \ 4 \ 3 \ 2}$			A		() A7 ()		() A3	() A1	0 B15	/ D.A.	0 B11	() B9	
	A10 11	1.2	59 C B6	вС		Q	Q	A3	O	\odot	O	\bigcirc	<u>О</u> В8	O B7
	A11 212		58 5 B5	C C		A6	A4	A2	A0	B14	B12	B10	\bigcirc	B7 B6
	A12 13 A13 14		57 C B4 56 C B3	D C	12 A11								B5	B6
	A14 >15		55 G B2	A1	14 A13								B3	/B4/
	A15)16 CLK)17 -	Ton	54 C B1 53 C B0	E C) () .K A15			//T	op Vie	w			ОвОвОв	() B2
		Top /iew	52 ENA	F					igh Pa	//7/			\underline{O}	Q
	GND 19 C16 20		51 C ENB 50 C FTAB	GC	\mathcal{O}		(i.e.,	Compo	onent a	Side Pi	inout)		O	Õ
	GND 21		49 ¢ S4	H C									FTAB	ENB
	N 222 ZERO 223		48 ¢ S3 47 ¢ S2	ZEF	RO N								S3	S4
	OVF 24		46 🧲 S1	J Ü	IF OVF								S1	S2
	ENF 25 FTF 26		45 6 S0 44 6 C0	K C	F OE	C F14	0 F12	() F10 ()		○ F6 ● F5	O F4 O F	O F2 O		C) S0
		$\sim\sim\sim\sim\sim\sim$	$\sim \sim \sim$	Ľ) F15	\odot	0 F11	() F9	O F7	Q	O F3	O F1	O F0	
	F13 F13 F13 F13 F13 F13 F13 F13 F13 F13				7///		1///		////		////	////		///
						D	oisco	ntini	ued	Pack	kage			
	Plastic J-Lead Chip Carrier													
d	(J2)						Pisco eram	nic P						
	(J2) 0°C to +70°C — Commercia							nic P	in G					
5	(J2) 0°C to +70°C — Commercia L4C383JC26							nic P	in G					
5	(J2) 0°C to +70°C — Commercia							nic P	in G					
5	(J2) 0°C to +70°C — Commercia L4C383JC26							nic P	in G					
5	(J2) 0°C to +70°C — Commercia L4C383JC26							nic P	in G					
5	(J2) 0°C to +70°C — Commercia L4C383JC26	al Screening	IG					nic P	in G					
5	(J2) 0°С to +70°С — Соммексия L4C383JC26 L4C383JC20	al Screening	IG					nic P	in G					
5	(J2) 0°С to +70°С — Соммексия L4C383JC26 L4C383JC20	al Screening	IG					nic P	in G					
d S S	(J2) 0°С to +70°С — Соммексия L4C383JC26 L4C383JC20	al Screening	IG					nic P	in G					
3	(J2) 0°С to +70°С — Соммексия L4C383JC26 L4C383JC20	al Screening	IG					nic P	in G					
5	(J2) 0°С to +70°С — Соммексия L4C383JC26 L4C383JC20 -55°С to +125°С — Сомме	AL SCREENING						nic P	in G					
3	(J2) 0°С to +70°С — Соммексия L4C383JC26 L4C383JC20	AL SCREENING						nic P	in G					
3	(J2) 0°С to +70°С — Соммексия L4C383JC26 L4C383JC20 -55°С to +125°С — Сомме	AL SCREENING						nic P	in G					
;	(J2) 0°С to +70°С — Соммексия L4C383JC26 L4C383JC20 -55°С to +125°С — Сомме	AL SCREENING						nic P	in G					
;	(J2) 0°С to +70°С — Соммексия L4C383JC26 L4C383JC20 -55°С to +125°С — Сомме	AL SCREENING						nic P	in G					