LinkSmart

А

		<b>Revision history</b>	
Rev. No.	Approved date	History	Remark (purpose)
А	July 17 2002	Initial issue	Preliminary

LinkSmart

### A

**FEATURES** • Single 3.0 V read, program, and erase Minimizes system level power requirements Compatible with JEDEC-standard commands Uses same software commands as E<sup>2</sup>PROMs Compatible with JEDEC-standard world-wide pinouts 48-pin TSOP(I) Minimum 100,000 program/erase cycles High performance 70 ns maximum access time Sector erase architecture One 8K word, two 4K words, one 16K word, and fifteen 32K words sectors in word mode One 16K byte, two 8K bytes, one 32K byte, and fifteen 64K bytes sectors in byte mode Any combination of sectors can be concurrently erased. Also supports full chip erase Boot Code Sector Architecture T = Top sector B = Bottom sector • Embedded Erase<sup>TM</sup> Algorithms Automatically pre-programs and erases the chip or any sector • Embedded Program<sup>TM</sup> Algorithms Automatically writes and verifies data at specified address • Data Polling and Toggle Bit feature for detection of program or erase cycle completion Ready/Busy output (RY/BY) Hardware method for detection of program or erase cycle completion Automatic sleep mode When addresses remain stable, automatically switch themselves to low power mode • Low V<sub>CC</sub> write inhibit < 2.5 V • Erase Suspend/Resume Suspends the erase operation to allow a read in another sector within the same device Sector protection

Hardware method disables any combination of sectors from program or erase operations

- Sector Protection set function by Extended sector Protect command
- Temporary sector unprotection

Temporary sector unprotection via the  $\overline{\text{RESET}}$  pin

\*: Embedded Erase<sup>™</sup> and Embedded Program <sup>™</sup> are trademarks of Advanced Micro Devices, Inc.

#### Α

#### GENERAL DESCRIPTION

LinkSmart

The L29S800F/-B are a 8M-bit, 3.0 V-only Flash memory organized as 1M bytes of 8 bits each or 512K words of 16 bits each. The L29S800F/-B are offered in a 48-pin TSOP(I) package, These devices are designed to be programmed in-system with the standard system 3.0 V V<sub>CC</sub> supply. 12.0 V V<sub>PP</sub> and 5.0 V V<sub>CC</sub> are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.

The standard L29S800F/-B offer access times 70 ns and 120 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the devices have separate chip enable ( $\overline{\text{CE}}$ ), write enable ( $\overline{\text{WE}}$ ), and output enable ( $\overline{\text{OE}}$ ) controls.

The L29S800F/-B are pin and command set compatible with JEDEC standard E<sup>2</sup>PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The L29S800F/-B are programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the devices automatically time the erase pulse widths and verify proper cell margin.

A sector is typically erased and verified in 1.0 second. (If already completely preprogrammed.)

The devices also feature a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The L29S800F/-B are erased when shipped from the factory.

The devices feature single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V<sub>CC</sub> detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by  $\overline{\text{Data}}$  Polling of DQ<sub>7</sub>, by the Toggle Bit feature on DQ<sub>6</sub>, or the RY/ $\overline{\text{BY}}$  output pin. Once the end of a program or erase cycle has been completed, the devices internally reset to the read mode.

LST's Flash technology combines years of EPROM and E<sup>2</sup>PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The L29S800F/-B memories electrically erase the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

#### A

### ■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

LinkSmart

- One 16K byte, two 8K bytes, one 32K byte, and fifteen 64K bytes
- Individual-sector, multiple-sector, or bulk-erase capability
- Individual or multiple-sector protection is user definable.

	(x8)	(x16)		(x8)	(x16)
16K byte	FFFFFH	7FFFFH	64K byte	FFFFFH	7FFFFH
8K byte	FBFFFH	7DFFFH	64K byte	EFFFFH	77FFFH
8K byte	F9FFFH	7CFFFH	64K byte	DFFFFH	6FFFFH
32K byte	F7FFFH	7BFFFH	64K byte	CFFFFH	67FFFH
64K byte	EFFFFH	77FFFH	64K byte	BFFFFH	5FFFFH
64K byte	DFFFFH	6FFFFH	64K byte	AFFFFH	57FFFH
64K byte	CFFFFH	67FFFH	64K byte	9FFFFH	4FFFFH
64K byte	BFFFFH	5FFFFH	64K byte	8FFFFH	47FFFH
64K byte	AFFFFH	57FFFH	64K byte	7FFFFH	3FFFFH
64K byte	9FFFFH	4FFFFH	64K byte	6FFFFH	37FFFH
64K byte	8FFFFH	47FFFH	64K byte	5FFFFH	2FFFFH
64K byte	7FFFFH	3FFFFH	64K byte	4FFFFH	27FFFH
64K byte	6FFFFH	37FFFH	64K byte	3FFFFH	1FFFFH
64K byte	5FFFFH	2FFFFH	64K byte	2FFFFH	17FFFH
64K byte	4FFFFH	27FFFH	64K byte	1FFFFH	0FFFFH
64K byte	3FFFFH	1FFFFH	64K byte	0FFFFH	07FFFH
64K byte	2FFFFH	17FFFH	32K byte	07FFFH	03FFFH
64K byte	1FFFFH	0FFFFH	8K byte	05FFFH	02FFFH
64K byte	0FFFFH	07FFFH	8K byte	03FFFH	01FFFH
64K byte	00000H	00000H	16K byte	00000H	00000H

L29S800F Sector Architecture

L29S800F-B Sector Architecture

#### PRELIMINARY

# L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY

А



LinkSmart

Α

■ PIN ASSIGNMENTS

LinkSmart

A15       1         A14       2         A13       3         A12       4         A11       5         A10       6         A9       7         A8       8         N.C.       9         N.C.       10         WE       11         RESET       12         N.C.       13         N.C.       14         RY/BY       15         A18       16         A17       17         A7       18         A6       19         A5       20         A4       21         A3       22         A2       23         A1       24	48-Pin TSOP I Standard Pinout Top View	$\begin{array}{c} 48\\ 47\\ 46\\ 45\\ 44\\ 43\\ 42\\ 41\\ 40\\ 39\\ 38\\ 37\\ 36\\ 35\\ 34\\ 33\\ 32\\ 31\\ 30\\ 29\\ 28\\ 27\\ 26\\ 25\\ \end{array}$	$\begin{array}{c c} A16\\ BYTE\\ Vss\\ DQ15/A_1\\ DQ7\\ DQ14\\ DQ6\\ DQ13\\ DQ5\\ DQ12\\ DQ4\\ Vcc\\ DQ11\\ DQ4\\ Vcc\\ DQ11\\ DQ3\\ DQ10\\ DQ2\\ DQ9\\ DQ1\\ DQ9\\ DQ1\\ DQ8\\ DQ0\\ OE\\ Vss\\ CE\\ A0\\ \end{array}$
--	--	--	---

### Table 1 L29S800F/-B Pin Configuration

Pin	Function
$A_{-1}$ , $A_0$ to $A_{18}$	Address Inputs
$DQ_0$ to $DQ_{15}$	Data Inputs/Outputs
$\overline{\text{CE}}$	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RY/BY	Ready/Busy Output
RESET	Hardware Reset Pin/Temporary Sector Unprotection
BYTE	Selects 8-bit or 16-bit mode
N.C.	No Internal Connection
V <sub>SS</sub>	Device Ground
V <sub>CC</sub>	Device Power Supply

A



LinkSmart



Table 2 L293600F/-B USE Bus Operations (BTTE = VIH)													
Operation	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	A <sub>0</sub>	<b>A</b> 1	A <sub>6</sub>	A <sub>9</sub>	$DQ_0$ to $DQ_{15}$	RESET				
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	$V_{\text{ID}}$	Code	Н				
Auto-Select Device Code (1)	L	L	Н	Н	L	L	$V_{\text{ID}}$	Code	Н				
Read (3)	L	L	Н	A <sub>0</sub>	A <sub>1</sub>	A <sub>6</sub>	A <sub>9</sub>	D <sub>OUT</sub>	Н				
Standby	Н	Х	Х	Х	Х	Х	Х	HIGH-Z	Н				
Output Disable	L	н	Н	Х	Х	Х	Х	HIGH-Z	Н				
Write (Program/Erase)	L	н	L	A <sub>0</sub>	A <sub>1</sub>	A <sub>6</sub>	A <sub>9</sub>	D <sub>IN</sub>	Н				
Enable Sector Protection (2), (4)	L	$V_{\text{ID}}$	T	L	Н	L	$V_{\text{ID}}$	Х	Н				
Verify Sector Protection (2), (4)	L	L	Н	L	Н	L	$V_{\text{ID}}$	Code	Н				
Temporary Sector Unprotection	Х	Х	Х	Х	Х	Х	Х	Х	V <sub>ID</sub>				
Reset (Hardware)/Standby	Х	Х	Х	Х	х	Х	х	HIGH-Z	L				

Table 2 L29S800F/-B User Bus Operations ( $\overline{BYTE} = V_{IH}$ )

Operation	CE	ŌĒ	WE	DQ15/ A-1	A <sub>0</sub>	<b>A</b> 1	A <sub>6</sub>	A9	$DQ_0$ to $DQ_7$	RESET
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	L	$V_{\text{ID}}$	Code	Н
Auto-Select Device Code (1)	L	L	н	L	н	L	L	$V_{\text{ID}}$	Code	Н
Read (3)	L	L	Н	A_1	A <sub>0</sub>	<b>A</b> <sub>1</sub>	A <sub>6</sub>	A <sub>9</sub>	D <sub>OUT</sub>	Н
Standby	н	х	Х	Х	Х	Х	Х	Х	HIGH-Z	Н
Output Disable	L	н	н	Х	х	х	х	х	HIGH-Z	Н
Write (Program/Erase)	L	н	L	A_1	A <sub>0</sub>	A <sub>1</sub>	A <sub>6</sub>	A <sub>9</sub>	D <sub>IN</sub>	Н
Enable Sector Protection (2), (4)	L	$V_{\text{ID}}$	Ъ	L	L	н	L	$V_{\text{ID}}$	Х	Н
Verify Sector Protection (2), (4)	L	L	н	L	L	н	L	$V_{\text{ID}}$	Code	Н
Temporary Sector Unprotection	Х	х	Х	Х	х	х	х	х	Х	V <sub>ID</sub>
Reset (Hardware)/Standby	х	Х	Х	Х	Х	х	Х	Х	HIGH-Z	L

Table 3 L29S800F/-B User Bus Operations ( $\overline{BYTE} = V_{IL}$ )

**Legend:** L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = V<sub>IL</sub> or V<sub>IH</sub>,  $\Box$  = Pulse input. See DC Characteristics for voltage levels.

- **Notes:** 1. Manufacturer and device codes may also be accessed via a command register write sequence. See Table 7.
  - 2. Refer to the section on Sector Protection.
  - 3.  $\overline{\rm WE}$  can be V<sub>IL</sub> if  $\overline{\rm OE}$  is V<sub>IL</sub>,  $\overline{\rm OE}$  at V<sub>IH</sub> initiates the write operations.
  - 4.  $V_{CC}$  = 3.3 V ± 10%

LinkSmart

5. It is also used for the extended sector protection.

#### Α

#### FUNCTIONAL DESCRIPTION

LinkSmart

#### **Read Mode**

The L29S800F/-B have two control functions which must be satisfied in order to obtain data at the outputs.  $\overline{CE}$  is the power control and should be used for a device selection.  $\overline{OE}$  is the output control and should be used to gate data to the output pins if a device is selected.

Address access time ( $t_{ACC}$ ) is equal to the delay from stable addresses to valid output data. The chip enable access time ( $t_{CE}$ ) is the delay from stable addresses and stable  $\overline{CE}$  to valid data at the output pins. The output enable access time is the delay from the falling edge of  $\overline{OE}$  to valid data at the output pins. (Assuming the addresses have been stable for at least  $t_{ACC}$ - $t_{OE}$  time.) When reading out a data without changing addresses after power-up, it is necessary to input hardware reset or change  $\overline{CE}$  pin from "H" or "L"

#### Standby Mode

There are two ways to implement the standby mode on the L29S800F/-B devices, one using both the  $\overline{\text{CE}}$  and  $\overline{\text{RESET}}$  pins; the other via the  $\overline{\text{RESET}}$  pin only.

When using both pins, a CMOS standby mode is achieved with CE and RESET inputs both held at  $V_{CC} \pm 0.3 \text{ V}$ . Under this condition the current consumed is less than 5  $\mu$ A. The device can be read with standard access time (t<sub>CE</sub>) from either of these standby modes. During Embedded Algorithm operation,  $V_{CC}$  active current (I<sub>CC2</sub>) is required even  $\overline{CE} = \text{"H"}$ .

When using the RESET pin only, a CMOS standby mode is achieved with RESET input held at  $V_{SS} \pm 0.3 \text{ V}$  ( $\overline{CE}$  = "H" or "L"). Under this condition the current is consumed is less than 5mA. Once the RESET pin is taken high, the device requires  $t_{RH}$  of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the OE input.

#### Automatic Sleep Mode

There is a function called automatic sleep mode to restrain power consumption during read-out of L29S800F/-B data. This mode can be used effectively with an application requested low power consumption such as handy terminals.

To activate this mode, L29S800F/-B automatically switch themselves to low power mode when L29S800F/-B addresses remain stably during access fine of 150 ns. It is not necessary to control  $\overline{CE}$ ,

 $\overline{\text{WE}}$ , and  $\overline{\text{OE}}$  on the mode. Under the mode, the current consumed is typically 1µA (CMOS Level).

Since the data are latched during this mode, the data are read-out continuously. If the addresses are changed, the mode is canceled automatically and L29S800F/-B read-out the data for changed addresses.

#### **Output Disable**

With the OE input at a logic high level (V<sub>IH</sub>), output from the devices are disabled. This will cause the output pins to be in a high impedance state.

#### Autoselect

The autoselect mode allows the reading out of a binary code from the devices and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the devices to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the devices.

To activate this mode, the programming equipment must force  $V_{ID}$  (11.5 V to 12.5 V) on address pin A<sub>9</sub>. Two identifier bytes may then be sequenced from the devices outputs by toggling address A<sub>0</sub> from V<sub>IL</sub>

Α

to V<sub>IH</sub>. All addresses are DON'T CARES except A<sub>0</sub>, A<sub>1</sub>, A<sub>6</sub>, and A<sub>-1</sub>. (See Table 4.1.)

The manufacturer and device codes may also be read via the command register, for instances when theL29S800F/-B are erased or programmed in a system without access to high voltage on the  $A_9$  pin. The command sequence is illustrated in Table 7. (Refer to Autoselect Command section.)

Byte 0 ( $A_0 = V_{IL}$ ) represents the manufacturer's code (LST = 04H) and ( $A_0 = V_{IH}$ ) represents the device identifier code (L29S800F = DAH and 29S800F-B = 5BH for x8 mode; L29S800F = 22DAH and 29S800F-B = 225BH for x16 mode). These two bytes/words are given in the tables 4.1 and 4.2. All identifiers for manufactures and device will exhibit odd parity with DQ<sub>7</sub> defined as the parity bit. In order to read the proper device codes when executing the autoselect,  $A_1$  must be  $V_{IL}$ . (See Tables 4.1 and 4.2.)

Table 4 .1 L29S800F/-B Sector Protection Verify Autoselect Codes

	Туре		A <sub>12</sub> to A <sub>18</sub>	A <sub>6</sub>	A <sub>1</sub>	A <sub>0</sub>	A <sub>-1</sub> *1	Code (HEX)
Manufacture's	s Code		х	VIL	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	04H
	12050005	Byte	v	Ma	Ma	Maria	VIL	DAH
Device Code	L29S800F	Word	Х	VIL	VIL	VIH	Х	22DAH
Device Code	29S800F-B	Byte	×	Ma	Ma	Maria	VIL	5BH
	293000F-D	Word	Х	VIL	VIL	VIH	Х	5BH
Sector Protec	tion	Sector Addresses	VIL	VIH	V <sub>IL</sub>	V <sub>IL</sub>	01H <sup>*2</sup>	

\*1: A-1 is for Byte mode.

LinkSmart

\*2: Outputs 01H at protected sector addresses and outputs 00H at unprotected sector addresses.

	Туре			<b>DQ</b> <sub>15</sub>	<b>DQ</b> <sub>14</sub>	<b>DQ</b> <sub>13</sub>	<b>DQ</b> <sub>12</sub>	<b>DQ</b> <sub>11</sub>	<b>DQ</b> <sub>10</sub>	DQ9	DQ <sub>8</sub>	DQ7	$DQ_6$	DQ₅	DQ4	DQ <sub>3</sub>	DQ <sub>2</sub>	DQ <sub>1</sub>	DQ <sub>0</sub>
Manufacture's Code			04H	A <sub>-1</sub> /0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
1.000	1 000 0005	(B)	DAH	A-1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	1	1	0	1	1	0	1	0
Device	L29S800F	(W)	22DAH	0	0	1	0	0	0	1	0	1	1	0	1	1	0	1	0
Code	2000005 0	(B)	5BH	A-1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	1	0	1	1	0	1	1
29S800F-B		(W)	225BH	0	0	1	0	0	0	1	0	0	1	0	1	1	0	1	1
Sector Protection		01H	A <sub>-1</sub> /0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	

Table 4 .2 Expanded Autoselect Code Table

(B): Byte mode

(W): Word mode

#### A

#### Write

LinkSmart

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing  $\overline{WE}$  to  $V_{IL}$ , while  $\overline{CE}$  is at  $V_{IL}$  and  $\overline{OE}$  is at  $V_{IH}$ . Addresses are latched on the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever happens later; while data is latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

#### **Sector Protection**

The L29S800F/-B feature hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 18). The sector protection feature is enabled using programming equipment at the user's site. The devices are shipped with all sectors unprotected. Alternatively, LST may program and protect sectors in the factory prior to shipping the device.

To activate this mode, the programming equipment must force V<sub>ID</sub> on address pin A9 and control pin  $\overline{\text{OE}}$ , (suggest V<sub>ID</sub> = 11.5 V),  $\overline{\text{CE}} = V_{IL}$ , and A<sub>6</sub> = V<sub>IL</sub>. The sector addresses (A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub>) should be set to the sector to be protected. Tables 5 and 6 define the sector address for each of the nineteen (19) individual sectors. Programming of the protection circuitry begins on the falling edge of the  $\overline{\text{WE}}$  pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the  $\overline{\text{WE}}$  pulse. See Figures 16 and 24 for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force  $V_{ID}$  on address pin A<sub>9</sub> with  $\overline{CE}$  and  $\overline{OE}$  at  $V_{IL}$  and  $\overline{WE}$  at  $V_{IH}$ . Scanning the sector addresses (A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub>) while (A<sub>6</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 1, 0) will produce a logical "1" code at device output DQ<sub>0</sub> for a protected sector. Otherwise the devices will read 00H for unprotected sector. In this mode, the lower order addresses, except for A<sub>0</sub>, A<sub>1</sub>, and A<sub>6</sub> are DON'T CARES. Address locations with A<sub>1</sub> = V<sub>IL</sub> are reserved for Autoselect manufacturer and device codes. A<sub>-1</sub> requires to apply to V<sub>IL</sub> on byte mode.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02H, where the higher order addresses (A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub>) are the desired sector address will produce a logical "1" at DQ<sub>0</sub> for a protected sector. See Tables 4.1 and 4.2 for Autoselect codes.

#### **Temporary Sector Unprotection**

This feature allows temporary unprotection of previously protected sectors of the L29S800F/-B devices in order to change data. The Sector Unprotection mode is activated by setting the  $\overrightarrow{\text{RESET}}$  pin to high voltage (12 V). During this mode, formerly protected sectors can be programmed or erased by selecting

A

the sector addresses. Once the 12 V is taken away from the  $\overline{\text{RESET}}$  pin, all the previously protected sectors will be protected again. See Figures 17 and 25.

# RESET

Hardware Reset

LinkSmart

The L29S800F/-B devices may be reset by driving the  $\overrightarrow{RESET}$  pin to V<sub>IL</sub>. The  $\overrightarrow{RESET}$  pin has a pulse requirement and has to be kept low (V<sub>IL</sub>) for at least 500 ns in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode 20 µs after the  $\overrightarrow{RESET}$  pin is driven low. Furthermore, once the  $\overrightarrow{RESET}$  pin goes high, the devices require an additional t<sub>RH</sub> before it will allow read access. When the  $\overrightarrow{RESET}$  pin is low, the devices will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the  $\overrightarrow{REST}$  output signal should be ignored during the  $\overrightarrow{RESET}$  pulse. See Figure 12 for the timing diagram. Refer to Temporary Sector Unprotection for additional functionality.

If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector(s) cannot be used.

# L29S800F 8MEGABIT (1M×8 /512K×16) **3 VOLT CMOS FLASH MEMERY**

А

	Table 5 Sector Address Tables (L29S800F)														
Sector Address	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	Address Range (×8)	Address Range (×16)						
SA0	0	0	0	0	Х	Х	х	00000H to 0FFFFH	00000H to 07FFFH						
SA1	0	0	0	1	Х	Х	х	10000H to 1FFFFH	08000H to 0FFFFH						
SA2	0	0	1	0	Х	Х	Х	20000H to 2FFFFH	10000H to 17FFFH						
SA3	0	0	1	1	Х	Х	Х	30000H to 3FFFFH	18000H to 1FFFFH						
SA4	0	1	0	0	Х	Х	Х	40000H to 4FFFFH	20000H to 27FFFH						
SA5	0	1	0	1	Х	Х	Х	50000H to 5FFFFH	28000H to 2FFFFH						
SA6	0	1	1	0	Х	Х	Х	60000H to 6FFFFH	30000H to 37FFFH						
SA7	0	1	1	1	Х	Х	Х	70000H to 7FFFFH	38000H to 3FFFFH						
SA8	1	0	0	0	Х	Х	Х	80000H to 8FFFFH	40000H to 47FFFH						
SA9	1	0	0	1	Х	Х	Х	90000H to 9FFFFH	48000H to 4FFFFH						
SA10	1	0	1	0	Х	Х	Х	A0000H to AFFFFH	50000H to 57FFFH						
SA11	1	0	1	1	Х	Х	Х	B0000H to BFFFFH	58000H to 5FFFFH						
SA12	1	1	0	0	Х	Х	Х	C0000H to CFFFFH	60000H to 67FFFH						
SA13	1	1	0	1	Х	Х	Х	D0000H to DFFFFH	68000H to 6FFFFH						
SA14	1	1	1	0	Х	Х	Х	E0000H to EFFFFH	70000H to 77FFFH						
SA15	1	1	1	1	0	Х	Х	F0000H to F7FFFH	78000H to 7BFFFH						
SA16	1	1	1	1	1	0	0	F8000H to F9FFFH	7C000H to 7CFFFH						
SA17	1	1	1	1	1	0	1	FA000H to FBFFFH	7D000H to 7DFFFH						
SA18	1	1	1	1	1	1	Х	FC000H to FFFFFH	7E000H to 7FFFFH						

# L29S800F 8MEGABIT (1M×8 /512K×16) **3 VOLT CMOS FLASH MEMERY**

А

	Table 6 Sector Address Tables (29S800F-B)														
Sector Address	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	Address Range (×8)	Address Range (×16)						
SA0	0	0	0	0	0	0	х	00000H to 03FFFH	00000H to 01FFFH						
SA1	0	0	0	0	0	1	0	04000H to 05FFFH	02000H to 02FFFH						
SA2	0	0	0	0	0	1	1	06000H to 07FFFH	03000H to 03FFFH						
SA3	0	0	0	0	1	Х	Х	08000H to 0FFFFH	04000H to 07FFFH						
SA4	0	0	0	1	Х	Х	Х	10000H to 1FFFFH	08000H to 0FFFFH						
SA5	0	0	1	0	Х	Х	Х	20000H to 2FFFFH	10000H to 17FFFH						
SA6	0	0	1	1	Х	Х	Х	30000H to 3FFFFH	18000H to 1FFFFH						
SA7	0	1	0	0	Х	Х	Х	40000H to 4FFFFH	20000H to 27FFFH						
SA8	0	1	0	1	Х	Х	Х	50000H to 5FFFFH	28000H to 2FFFFH						
SA9	0	1	1	0	Х	Х	Х	60000H to 6FFFFH	30000H to 37FFFH						
SA10	0	1	1	1	Х	Х	Х	70000H to 7FFFFH	38000H to 3FFFFH						
SA11	0	0	0	0	Х	Х	Х	80000H to 8FFFFH	40000H to 47FFFH						
SA12	1	0	0	1	Х	Х	Х	90000H to 9FFFFH	48000H to 4FFFFH						
SA13	1	0	1	0	Х	Х	Х	A0000H to AFFFFH	50000H to 57FFFH						
SA14	1	0	1	1	Х	Х	Х	B0000H to BFFFFH	58000H to 5FFFFH						
SA15	1	1	0	0	Х	Х	Х	C0000H to CFFFFH	60000H to 67FFFH						
SA16	1	1	0	1	Х	Х	Х	D0000H to DFFFFH	68000H to 6FFFFH						
SA17	1	1	1	0	Х	Х	Х	E0000H to EFFFFH	70000H to 77FFFH						
SA18	1	1	1	1	Х	Х	Х	F0000H to FFFFFH	78000H to 7FFFFH						

# L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY

Command Sequence		Bus Write Cycles	Write Cycle Writ			econd Bus Third Bus Write Cycle Write Cycle			Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
•		Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset	Word Byte	1	хххн	F0H	_	_		_	_	_	_	_	_	—
Read/Reset	Word Byte	3	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	F0H	RA	RD	_	_	_	—
Autoselect	Word Byte	3	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	90H				_		
Program	Word Byte	4	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	A0H	PA	PD	_	_	_	
Chip Erase	Word Byte	6	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	80H	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	10H
Sector Erase	Word Byte	6	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	80H	555H AAAH	AAH	2AAH 555H	55H	SA	30H
Sector Era	ise Su	spend	Erase	can be	susper	suspended during sector erase with Addr. ("H" or "L"). Data (B0H						)H)		
Sector Era	ase Re	esume	Erase	Erase can be resumed after suspend with Addr. ("H" or "L"). Data (30H)										

#### Table 7 L29S800F/-B Standard Command Definitions

- **Notes:** 1. Address bits A<sub>11</sub> to A<sub>18</sub> = X = "H" or "L" for all address commands except or Program Address (PA) and sector Address (SA)
  - 2. Bus operations are defined in Tables 2 and 3.
  - 3. RA = Address of the memory location to be read
    - PA = Address of the memory location to be programmed Addresses are latched on the falling edge of the  $\overline{WE}$  pulse.
    - SA = Address of the sector to be erased. The combination of A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub> will uniquely select any sector.
  - 4. RD = Data read from location RA during read operation.
    - PD = Data to be programmed at location PA. Data is latched on the falling edge of  $\overline{\text{WE}}$ .
  - 5. The system should generate the following address patterns:
    - Word Mode: 555H or 2AAH to addresses A<sub>0</sub> to A<sub>10</sub>
    - Byte Mode: AAAH or 555H to addresses A-1 and A<sub>0</sub> to A<sub>10</sub>
  - 6. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

Commar	nd	Bus Write	First Bus Write Cycle			nd Bus Cycle	Third Write		Fifth Bus Write Cycle		
Sequend	e	Cycles Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data	
Set to	Word	3	555H	AAH	2AAH	55H	555H	20H			
Fast Mode	Byte	5	AAAH		555H	5511	AAAH	2011		_	
Fast	Word	2	ХХХН	A0H	PA	PD					
Program <sup>*1</sup>	Byte	2	ХХХН			ΓD	_	_		_	
Reset from	Word	2	ХХХН	0011	XXXH	F0H* <sup>3</sup>					
Fast Mode *1	Byte	2	ХХХН	90H	XXXH	FUN	_	_	_	_	
Extended Sector	Word	4	хххн	60H	SPA	60H	SPA	40H	SPA	SD	
Protect <sup>*2</sup>	otect <sup>*2</sup> Byte	4			JPA	000	SPA	400	JPA	30	

#### Table 8 L29S800F/-B Extended Command Definitions

SPA : Sector address to be protected. Set sector address (SA) and  $(A_6, A_1, A_0) = (0, 1, 0)$ .

SD : Sector protection verify data. Output 01H at protected sector addresses and output 00H at unprotected sector addresses.

\*1:This command is valid while Fast Mode.

\*2:This command is valid while RESET = $V_{ID}$ .

\*3:This data "00H" is also acceptable.

#### **Command Definitions**

LinkSmart

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the devices to the read mode. Table 7 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at  $DQ_0$  to  $DQ_7$  and  $DQ_8$  to  $DQ_{15}$  bits are ignored.

#### Read/Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits ( $DQ_5 = 1$ ) to read/reset mode, the read/reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.

The devices will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

#### PRELIMINARY

# L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY

#### **Autoselect Command**

LinkSmart

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising A<sub>9</sub> to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register. Following the command write, a read cycle from address XX00H retrieves the manufacture code of 04H. A read cycle from address XX01H for x16(XX02H for x8) returns the device code (L29S800F = DAH and 29S800F-B = 5BH for x8 mode; L29S800F = 22DAH and 29S800F-B = 225BH for x16 mode). (See Tables 4.1 and 4.2.) All manufacturer and device codes will exhibit odd parity with DQ<sub>7</sub> defined as the parity bit. Sector state (protection or unprotection) will be informed by address XX02H for x16 (XX04H for x8). Scanning the sector addresses (A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub>) while (A<sub>6</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 1, 0) will produce a logical "1" at device output DQ0 for a protected sector. The programming verification should be perform margin mode on the protected sector. (See Tables 2 and 3.)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register, and also to write the Autoselect command during the operation, execute it after writing Read/Reset command sequence.

#### **Byte/Word Programming**

The devices are programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens later and the data is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first. The rising edge of  $\overline{CE}$  or  $\overline{WE}$  (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on  $DQ_7$  is equivalent to data written to this bit at which time the devices return to the read mode and addresses are no longer latched. (See Table 9, Hardware Sequence Flags.) Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance of time. Hence,  $\overline{Data}$  Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Figure 20 illustrates the Embedded Program<sup>TM</sup> Algorithm using typical command strings and bus operations.

#### Α

#### **Chip Erase**

LinkSmart

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the devices will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase (Preprogram function). The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last  $\overline{WE}$  pulse in the command sequence and terminates when the data on DQ<sub>7</sub> is "1" (See Write Operation Status section.) at which time the device returns to read the mode.

Chip Erase Time; Sector Erase Time x All sectors + Chip Program Time (Preprogramming)

Figure 21 illustrates the Embedded Erase<sup>TM</sup> Algorithm using typical command strings and bus operations.

#### **Sector Erase**

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of  $\overline{\text{WE}}$ , while the command (Data=30H) is latched on the rising edge of  $\overline{\text{WE}}$ . After time-out of 50 µs from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on Table 7. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50  $\mu$ s otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50 ms from the rising edge of the last  $\overline{WE}$  will initiate the execution of the Sector Erase command(s). If another falling edge of the  $\overline{WE}$  occurs within the 50  $\mu$ s time-out window the timer is reset. (Monitor DQ<sub>3</sub> to determine if the sector Erase or Erase or Erase Suspend during this time-out period will reset the devices to the read mode, ignoring the previous command string. Resetting the devices once execution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 18).

Sector erase does not require the user to program the devices prior to erase. The devices automatically program all memory locations in the sector(s) to be erased prior to electrical erase (Preprogram function). When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the 50  $\mu$ s time out from the rising edge of the WE pulse for the last sector erase command pulse and terminates when the data on DQ<sub>7</sub> is "1" (See Write Operation Status section.) at which time the devices return to the read mode. Data polling must be performed at an address within any of the sectors being erased. Multiple Sector Erase Time; [Sector Erase Time + Sector Program Time (Preprogramming)] x Number of Sector Erase

Α

Figure 21 illustrates the Embedded Erase<sup>TM</sup> Algorithm using typical command strings and bus operations.

#### Erase Suspend

LinkSmart

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writing the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are DON'T CARES when writing the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of  $20\mu s$  to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/  $\overline{BY}$  output pin and the DQ<sub>7</sub> bit will be at logic "1", and DQ<sub>6</sub> will stop toggling. The user must use the address of the erasing sector for reading DQ<sub>6</sub> and DQ<sub>7</sub> to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the devices default to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause  $DQ_2$  to toggle. (See the section on  $DQ_2$ .)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause  $DQ_2$  to toggle. The end of the erase-suspended Program operation is detected by the RY/ $\overline{BY}$  output pin,  $\overline{Data}$  polling of  $DQ_7$ , or by the Toggle Bit I ( $DQ_6$ ) which is the same as the regular Program operation. Note that  $DQ_7$  must be read from the Program address while  $DQ_6$  can be read from any address.

To resume the operation of Sector Erase, the Resume command (30H) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

#### A

#### **Extended Command**

LinkSmart

#### (1) Fast Mode

L29S800F/-B has Fast Mode function. This mode dispenses with the initial two unclock cycles required in the standard program command sequence by writing Fast Mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. (Refer to the Figure 27 Extended algorithm.) The V<sub>CC</sub> active current is required even  $\overline{CE} = V_{IH}$  during Fast Mode.

#### (2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0H) and data write cycles (PA/PD). (Refer to the Figure 27 Extended algorithm.)

#### (3) Extended Sector Protection

In addition to normal sector protection, the L29S800F/-B has Extended Sector Protection as extended function. This function enable to protect sector by forcing  $V_{ID}$  on RESET pin and write a command sequence. Unlike conventional procedure, it is not necessary to force  $V_{ID}$  and control timing for control pins. The only RESET pin requires  $V_{ID}$  for sector protection in this mode. The extended sector protect requires  $V_{ID}$  on RESET pin. With this condition, the operation is initiated by writing the set-up command (60H) into the command register. Then, the sector addresses pins (A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub> and A<sub>12</sub>) and (A<sub>6</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 1, 0) should be set to the sector protect command (60H). A sector is typically protected in 150 ms. To verify programming of the protection circuitry, the sector addresses pins (A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub> and A<sub>12</sub>) and (A<sub>0</sub>, A<sub>1</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub> and A<sub>12</sub>) and (A<sub>6</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 1, 0) should be set and write a command (40H). Following the command write, a logical "1" at device output DQ<sub>0</sub> will produce for protected sector in the read operation. If the output data is logical "0", please repeat to write extended sector protect command (60H) again. To terminate the operation, it is necessary to set RESET pin to V<sub>IH</sub>.

### Write Operation Status

LinkSmart

#### **Table 9 Hardware Sequence Flags**

	DQ7	DQ <sub>6</sub>	DQ <sub>5</sub>	$DQ_3$	DQ <sub>2</sub>		
	Embedded Program Algorithm		DQ7	Toggle	0	0	1
	Embedded Erase Algorithm		0	Toggle	0	1	Toggle
In Progress	Erase Suspended Mode	Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle
		Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	DQ7	Toggle (Note 1)	0	0	1 (Note 2)
	Embedded Program Algorithm		DQ7	Toggle	1	0	1
Exceeded	Embedded Erase Algorithm		0	Toggle	1	1	N/A
Time Limits	Erase Suspended Mode Erase Suspend Program (Non-Erase Suspended Sector)		DQ7	Toggle	1	0	N/A

Notes: 1. Performing successive read operations from any address will cause DQ<sub>6</sub> to toggle.

- 2. Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ<sub>2</sub> bit. However, successive reads from the erase-suspended sector will cause DQ<sub>2</sub> to toggle.
- 3.  $DQ_0$  and  $DQ_1$  are reserve pins for future use.
- 4. DQ<sub>4</sub> is LST internal use only.

# L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY

Α

### DQ7

#### Data Polling

The L29S800F/-B devices feature Data Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the devices will produce the complement of the data last written to DQ<sub>7</sub>. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ<sub>7</sub>. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ<sub>7</sub> output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ<sub>7</sub> output. The flowchart for Data Polling (DQ<sub>7</sub>) is shown in Figure 22.

For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth  $\overline{WE}$  pulse in the six write pulse sequence. Data Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the L29S800F/-B data pins (DQ<sub>7</sub>) may change asynchronously while the output enable ( $\overline{OE}$ ) is asserted low. This means that the devices are driving status information on DQ<sub>7</sub> at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ<sub>7</sub> output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and DQ<sub>7</sub> has a valid data, the data outputs on DQ<sub>0</sub> to DQ<sub>6</sub> may be still invalid. The valid data on DQ<sub>0</sub> to DQ<sub>7</sub> will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out. (See Table 9.)

See Figure 9 for the Data Polling timing specifications and diagrams.

### $DQ_6$

Toggle Bit I

The L29S800F/-B also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read ( $\overline{OE}$  toggling) data from the devices will result in DQ<sub>6</sub> toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ<sub>6</sub> will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth  $\overline{WE}$  pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth  $\overline{WE}$  pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about 2 ms and then stop toggling without the data having changed. In erase, the devices will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 100  $\mu$ s and then drop back into read mode, having changed none of the data.

Either CE or  $\overline{OE}$  toggling will cause the DQ<sub>6</sub> to toggle. In addition, an Erase Suspend/Resume command will cause the DQ<sub>6</sub> to toggle.

See Figure 10 for the Toggle Bit I timing specifications and diagrams.

# $DQ_5$

Exceeded Timing Limits

LinkSmart

 $DQ_5$  will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions  $DQ_5$  will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. Data Polling is the only operating function of the devices under this condition. The  $\overline{CE}$  circuit will partially power down the device under these conditions (to approximately 2 mA). The  $\overline{OE}$  and  $\overline{WE}$  pins will control the output disable functions as described in Tables 2 and 3.

The DQ<sub>5</sub> failure condition may also appear if a user tries to program a non blank location without erasing. In this case the devices lock out and never complete the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ<sub>7</sub> bit and DQ<sub>6</sub> never stops toggling. Once the devices have exceeded timing limits, the DQ<sub>5</sub> bit will indicate a "1." Please note that this is not a device failure condition since the devices were incorrectly used. If this occurs, reset the device with command sequence.

#### $DQ_3$

Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin.  $DQ_3$  will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If Data Polling or the Toggle Bit I indicates the device has been written with a valid erase command,  $DQ_3$  may be used to determine if the sector erase timer window is still open. If  $DQ_3$  is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit I. If  $DQ_3$  is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of  $DQ_3$  prior to and following each subsequent Sector Erase command. If  $DQ_3$  were high on the second status check, the command may not have been accepted.

See Table 9: Hardware Sequence Flags.

### $DQ_2$

#### Toggle Bit II

This toggle bit II, along with  $DQ_6$ , can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause  $DQ_2$  to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause  $DQ_2$  to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the  $DQ_2$  bit.

 $DQ_6$  is different from  $DQ_2$  in that  $DQ_6$  toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of  $DQ_7$ , is summarized as follows:

For example,  $DQ_2$  and  $DQ_6$  can be used together to determine if the erase-suspend-read mode is in progress. ( $DQ_2$  toggles while  $DQ_6$  does not.) See also Table 9 and Figure 18.

Furthermore,  $DQ_2$  can also be used to determine which sector is being erased. When the device is in the erase mode,  $DQ_2$  toggles if this bit is read from an erasing sector.

Α

## L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY

Α

Mode	DQ7	DQ <sub>6</sub>	DQ <sub>2</sub>
Program	$\overline{DQ}7$	Toggle	1
Erase	0	Toggle	Toggle
Erase-Suspend Read (Erase-Suspended Sector) (Note 1)	1	1	Toggle
Erase-Suspend Program	DQ7	Toggle (Note 1)	1 (Note 2)

**Notes:** 1. Performing successive read operations from any address will cause DQ<sub>6</sub> to toggle.

 Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ<sub>2</sub> bit. However, successive reads from the erase-suspended sector will cause DQ<sub>2</sub> to toggle.

### RY/BY

#### Ready/Busy

The L29S800F/-B provide a RY/ $\overline{BY}$  open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or has been completed. If the output is low, the devices are busy with either a program or erase operation. If the output is high, the devices are ready to accept any read/write or erase operation. When the RY/ $\overline{BY}$  pin is low, the devices will not accept any additional program or erase commands. If the L29S800F/-B are placed in an Erase Suspend mode, the RY/ $\overline{BY}$  output will be high.

During programming, the RY/ $\overline{BY}$  pin is driven low after the rising edge of the fourth  $\overline{WE}$  pulse. During an erase operation, the RY/ $\overline{BY}$  pin is driven low after the rising edge of the sixth  $\overline{WE}$  pulse. The RY/ $\overline{BY}$  pin will indicate a busy condition during the  $\overline{RESET}$  pulse. Refer to Figure 11 and 12 for a detailed timing diagram. The RY/ $\overline{BY}$  pin is pulled high in standby mode.

Since this is an open-drain output,  $RY/\overline{BY}$  pins can be tied together in parallel with a pull-up resistor to V<sub>CC</sub>.

#### **Byte/Word Configuration**

The  $\overrightarrow{BYTE}$  pin selects the byte (8-bit) mode or word (16-bit) mode for the L29S800F/-B devices. When this pin is driven high, the devices operate in the word (16-bit) mode. The data is read and programmed at DQ<sub>0</sub> to DQ<sub>15</sub>. When this pin is driven low, the devices operate in byte (8-bit) mode. Under this mode, the DQ<sub>15</sub>/A<sub>-1</sub> pin becomes the lowest address bit and DQ<sub>8</sub> to DQ<sub>14</sub> bits are tri-stated. However, the command bus cycle is always an 8-bit operation and hence commands are written at DQ<sub>0</sub> to DQ<sub>7</sub> and the DQ<sub>8</sub> to DQ<sub>15</sub> bits are ignored. Refer to Figures 13, 14 and 15 for the timing diagram.

#### **Data Protection**

The L29S800F/-B are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the devices automatically reset the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The devices also incorporate several features to prevent inadvertent write cycles resulting form  $V_{CC}$  power-up and power-down transitions or system noise.

#### Α

#### Low V<sub>CC</sub> Write Inhibit

LinkSmart

To avoid initiation of a write cycle during V<sub>CC</sub> power-up and power-down, a write cycle is locked out for V<sub>CC</sub> less than 2.3 V (typically 2.4 V). If V<sub>CC</sub> < V<sub>LKO</sub>, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the V<sub>CC</sub> level is greater than V<sub>LKO</sub>. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when V<sub>CC</sub> is above 2.3 V.

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

#### Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on  $\overline{OE}$ ,  $\overline{CE}$ , or  $\overline{WE}$  will not initiate a write cycle.

#### Logical Inhibit

Writing is inhibited by holding any one of  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IH}$ , or  $\overline{WE} = V_{IH}$ . To initiate a write cycle  $\overline{CE}$  and  $\overline{WE}$  must be a logical zero while  $\overline{OE}$  is a logical one.

#### Power-Up Write Inhibit

Power-up of the devices with  $\overline{WE} = \overline{CE} = V_{IL}$  and  $\overline{OE} = V_{IH}$  will not accept commands on the rising edge of  $\overline{WE}$ . The internal state machine is automatically reset to the read mode on power-up.

## L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY

#### Α

#### ABSOLUTE MAXIMUM RATINGS

Storage Temperature	–55°C to +125°C
Ambient Temperature with Power Applied	
Voltage with respect to Ground All pins except A <sub>9</sub> , $\overline{OE}$ , $\overline{RESET}$ (Note 1)	–0.5 V to V <sub>CC</sub> +0.5 V
V <sub>CC</sub> (Note 1)	–0.5 V to +5.5 V
A <sub>9</sub> , $\overline{\mathrm{OE}}$ , and $\overline{\mathrm{RESET}}$ (Note 2)	–0.5 V to +13.0 V

- Notes: 1. Minimum DC voltage on input or I/O pins are –0.5 V. During voltage transitions, inputs may negative overshoot V<sub>SS</sub> to –2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are V<sub>CC</sub> +0.5 V. During voltage transitions, outputs may positive overshoot to V<sub>CC</sub> +2.0 V for periods of up to 20 ns.
  - 2. Minimum DC input voltage on A<sub>9</sub>,  $\overline{OE}$  and  $\overline{RESET}$  pins are -0.5 V. During voltage transitions, A<sub>9</sub>,  $\overline{OE}$  and  $\overline{RESET}$  pins may negative overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on A<sub>9</sub>,  $\overline{OE}$  and  $\overline{RESET}$  pins are +13.0 V which may positive overshoot to 14.0 V for periods of up to 20 ns. Voltage difference between input voltage and supply voltage (V<sub>IN</sub> V<sub>CC</sub>) do not exceed 9 V.
- **WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### RECOMMENDED OPERATING RANGES

ent Temperature (T <sub>A</sub> )	–40°C to +85°C
Supply Voltages	
S800F-70/B	+3.0 V to +3.6 V
S800F-90/B /-12/B	+2.7 V to +3.6 V
ating ranges define those limits between which the functionality of the devic	es are guaranteed.

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their LST representatives beforehand.

# L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY

### Α

#### MAXIMUM OVERSHOOT







# L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY

#### A

### DC CHARACTERISTICS

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
ILI	Input Leakage Current	$V_{IN}$ = $V_{SS}$ to $V_{CC}$ , $V_{CC}$ = $V_{CC}$	Max.	-1.0	+1.0	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC}$	; Max.	-1.0	+1.0	μA
I <sub>LIT</sub>	$A_{9}, \overline{OE}, \overline{RESET}$ Inputs Leakage Current	V <sub>CC</sub> = V <sub>CC</sub> Max. A <sub>9</sub> , <del>OE</del> , RESET = 12.5 V		_	35	μA
		$\overline{\text{CE}} = V_{\text{IL}}, \ \overline{\text{OE}} = V_{\text{IH}},$	Byte		22	mA
I <sub>CC1</sub>	V <sub>CC</sub> Active Current (Note 1)	f=10 MHz	Word		25	ША
.001		$\overline{\text{CE}} = V_{\text{IL}}, \ \overline{\text{OE}} = V_{\text{IH}},$	Byte		12	mA
		f=5 MHz	Word		15	
I <sub>CC2</sub>	V <sub>CC</sub> Active Current (Note 2)	$\overline{\text{CE}} = V_{\text{IL}}, \ \overline{\text{OE}} = V_{\text{IH}}$		—	35	mA
I <sub>CC3</sub>	V <sub>CC</sub> Current (Standby)	$\frac{V_{CC} = V_{CC} \text{ Max., } \overline{CE} = V_{CC} \pm 0.3 \text{ V,}}{\overline{RESET} = V_{CC} \pm 0.3 \text{ V}}$		_	5	μA
I <sub>CC4</sub>	V <sub>CC</sub> Current (Standby, Reset)	$V_{CC} = V_{CC} Max.,$ RESET = V <sub>SS</sub> ± 0.3 V	_	5	μA	
I <sub>CC5</sub>	V <sub>CC</sub> Current (Automatic Sleep Mode) (Note 3)	$V_{CC} = V_{CC} \text{ Max.},  \overline{CE} = V_{SS} \pm 0.3 \text{ V},$ $\overline{RESET} = V_{CC} \pm 0.3 \text{ V}$ $V_{IN} = V_{CC} \pm 0.3 \text{ V} \text{ or } V_{SS} \pm 0.3 \text{ V}$		_	5	μΑ
V <sub>IL</sub>	Input Low Level	_		-0.5	0.6	V
V <sub>IH</sub>	Input High Level	_		2.0	V <sub>CC</sub> +0.3	V
V <sub>ID</sub>	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	—		11.5	12.5	V
V <sub>OL</sub>	Output Low Voltage Level	$I_{OL}$ = 4.0 mA, $V_{CC}$ = $V_{CC}$ Min.			0.45	V
V <sub>OH1</sub>	Output Lish ) (altage Level	$I_{OH}$ = -2.0 mA, $V_{CC}$ = $V_{CC}$ M	in.	2.4	_	V
V <sub>OH2</sub>	Output High Voltage Level	I <sub>OH</sub> = –100 μA		V <sub>CC</sub> -0.4		V
V <sub>LKO</sub>	Low V <sub>CC</sub> Lock-Out Voltage	_	2.3	2.5	V	

**Notes:** 1. The I<sub>CC</sub> current listed includes both the DC operating current and the frequency dependent component (at 10 MHz).

2.  $I_{CC}$  active while Embedded Algorithm (program or erase) is in progress.

3. Automatic sleep mode enables the low power mode when address remain stable for 150 ns.

4.  $(V_{ID} - V_{CC})$  do not exceed 9 V.

# LinkSmart <sup>8MEGAB</sup> 3 VOLT CM

# L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY

#### AC CHARACTERISTICS

#### • Read Only Operations Characteristics

Parameter Symbols		Description	Test Setup		-70	-90	-12	Unit
JEDEC	Standard			1-	(Note)	(Note)	(Note)	•
tavav	trc	Read Cycle Time	_	Min.	70	90	120	ns
tavqv	tacc	Address to Output Delay $\frac{\overline{CE} = V_{IL}}{\overline{OE} = V_{IL}}$ Max.		Max.	70	90	120	ns
<b>t</b> elqv	<b>t</b> CE	Chip Enable to Output Delay	OE = V⊫	Max.	70	90	120	ns
<b>t</b> GLQV	toe	Output Enable to Output Delay	_	Max.	30	35	50	ns
tенqz	tdf	Chip Enable to Output High-Z	_	Max.	25	30	30	ns
t <sub>GHQZ</sub>	<b>t</b> df	Output Enable to Output High-Z	_	Max.	25	30	30	ns
taxqx	tон	Output Hold Time From Addresses, $\overline{CE}$ or $\overline{OE}$ , Whichever Occurs First	_	Min.	0	0	0	ns
_	<b>t</b> READY	$\overline{\text{RESET}}$ Pin Low to Read Mode		Max.	20	20	20	μs
_	telfl telfh	$\overline{CE}$ or $\overline{BYTE}$ Switching Low or High	_	Max.	5	5	5	ns

#### Note: Test Conditions:

Output Load: 1 TTL gate and 30 pF (L29S800F/-B-70) 1 TTL gate and 100 pF (L29S800F/-B-90/-12) Input rise and fall times: 5 ns Input pulse levels: 0.0 V to 3.0 V Timing measurement reference level Input: 1.5 V Output:1.5 V



Α

# Write/Erase/Program Operations

LinkSmart

Parameter Symbols		Description			L29	9S800F/	′-В	110:4
JEDEC	Standard	Description			-70	-90	-12	Unit
tavav	<b>t</b> wc	Write Cycle Time		Min.	70	90	120	ns
<b>t</b> avwl	tas	Address Setup T	ïme	Min.	0	0	0	ns
twlax	tан	Address Hold Tir	ne	Min.	45	45	50	ns
<b>t</b> o∨wн	tos	Data Setup Time	)	Min.	35	45	50	ns
<b>t</b> whdx	tон	Data Hold Time		Min.	0	0	0	ns
—	toes	Output Enable S	etup Time	Min.	0	0	0	ns
	<b>4</b>	Output Enable Hold	Read	Min.	0	0	0	ns
_	tоен	Time	Toggle and Data Polling	Min.	10	10	10	ns
<b>t</b> GHWL	<b>t</b> GHWL	Read Recover T	ime Before Write	Min.	0	0	0	ns
<b>t</b> GHEL	tghel	Read Recover T	ime Before Write	Min.	0	0	0	ns
telwl	tcs	CE Setup Time		Min.	0	0	0	ns
<b>t</b> wlel	<b>t</b> ws	$\overline{\mathrm{WE}}$ Setup Time	9	Min.	0	0	0	ns
<b>t</b> wheh	<b>t</b> сн	$\overline{\text{CE}}$ Hold Time		Min.	0	0	0	ns
<b>t</b> ehwh	twн	$\overline{\rm WE}~$ Hold Time		Min.	0	0	0	ns
<b>t</b> wlwh	<b>t</b> wp	Write Pulse Widt	h	Min.	35	45	50	ns
<b>t</b> eleh	<b>t</b> CP	$\overline{\text{CE}}$ Pulse Width	1	Min.	35	45	50	ns
<b>t</b> whwL	<b>t</b> wph	Write Pulse Widt	h High	Min.	25	25	30	ns
<b>t</b> ehel	tсрн	$\overline{\text{CE}}$ Pulse Width	n High	Min.	25	25	30	ns
<b>t</b> wнwн1	<b>t</b> whwh1	Byte Programmi	ng Operation	Min.	8	8	8	ns
<b>t</b> whwh2	<b>t</b> whwh2	Sector Erase Op	eration (Note 1)	Min.	1	1	1	ns
—	tvcs	Vcc Setup Time		Min.	50	50	50	μs
—	<b>t</b> vidr	Rise Time to $V_{\text{ID}}$	(Note 2)	Min.	500	500	500	sec
_	tvlht	Voltage Transitic	Min.	4	4	4	μs	
—	<b>t</b> wpp	Write Pulse Width (Note 2)		Min.	100	100	100	μs
_	toesp	$\overline{\mathrm{OE}}$ Setup Time to $\overline{\mathrm{WE}}$ Active (Note 2)		Min.	4	4	4	μs
	tcsp	$\overline{\overline{\mathrm{CE}}}$ Setup Time to $\overline{\mathrm{WE}}$ Active (Note 2)		Min.	4	4	4	μs
_	t <sub>RB</sub>	Recover Time From $RY/\overline{BY}$		Min.	0	0	0	ns
	<b>t</b> RP	RESET Pulse V	Min.	500	500	500	ns	
_	t <sub>RH</sub>	RESET Hold Ti	me Before Read	Min.	200	200	200	ns

# L29S800F 8MEGABIT (1M×8 /512K×16) **3 VOLT CMOS FLASH MEMERY**

А

(Continued)

Parameter Symbols		Description		L29	Unit		
JEDEC	Standard	Description	-70	-90	-12	Unit	
—	<b>t</b> FLQZ	BYTE Switching Low to Output High-Z	Max.	30	35	50	ns
_	<b>t</b> fhqv	BYTE Switching High to Output Active Min.		30	35	50	ns
—	<b>t</b> BUSY	Program/Erase Valid to RY/ $\overline{\mathrm{BY}}$ Delay	Max.	90	90	90	ns
_	teoe	Delay Time from Embedded Output Enable	Max.	30	35	50	ns

**Notes:** 1. This does not include the preprogramming time. 2. This timing is for Sector Protection operation.

#### SWITCHING WAVEFORMS

LinkSmart

Key to Switching Waveforms								
Waveform	Inputs	Outputs						
	Must be steady	Will be steady						
	May change from H to L	Will be changing from H to L						
	May change from L to H	Will be changing from L to H						
	Don't care: any change permitted	Changing state unknow						
$ \blacksquare                                   $	Don't not apply	Center line is high impedance "OFF"state						

# L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY

A



LinkSmart

## Α



# L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY

#### A



## L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY

#### Α


**LinkSmart** 



**LinkSmart** 





LinkSmart





**LinkSmart** 







### L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY



LinkSmart





### L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY



### L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY

A

FLOW CHART



### L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY



### L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY



### L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY



### L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY





**LinkSmart** 



#### L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY

PRELIMINARY



### L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY



#### А

#### ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Unit	Comments	
	Min.	Тур.	Max.	Onit	Comments	
Sector Erase Time	_	1	10	sec	Excludes programming time prior to erasure	
Word Programming Time	—	16	360	$\mu$ s	Excludes system-level	
Byte Programming Time	_	8	300	μs	overhead	
Chip Programming Time	_	8.4	25	sec	Excludes system-level overhead	
Program/Erase Cycle	100,000		_	cycles	—	

#### ■ TSOP(I) PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 0	7.5	9.5	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 0	8	10	pF
CIN2	Control Pin Capacitance	V <sub>IN</sub> = 0	10	13	pF

Note: Test condition TA=25°C, f=1.0MHz

### L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY

#### PRELIMINARY

A

48-Pin TSOP

Units in inches [mm]



#### PRELIMINARY

### L29S800F 8MEGABIT (1M×8 /512K×16) 3 VOLT CMOS FLASH MEMERY

**LinkSmart** 

A



F:F Version

#### 071802