

# **Integrated 5-Port 10/100 QoS Switch**

# **Features**

- Integrated Switch with Five MACs and Five Fast Ethernet Transceivers Fully Compliant to IEEE 802.3u Standard
- Shared Memory Based Switch Fabric with fully Nonblocking Configuration
- 10BASE-T, 100BASE-TX and 100BASE-FX Modes (FX in Ports 4 and 5)
- Dual MII Configuration: MII-Switch (MAC or PHY Mode MII) and MII-P5 (PHY Mode MII)
- VLAN ID Tag/Untag Options, Per-Port Basis
- Enable/Disable Option for Huge Frame Size Up to 1916 Bytes Per Frame
- Broadcast Storm Protection with Percent Control

   Global and Per-Port Basis
- Optimization for Fiber-to-Copper MediA Conversion
- Full-Chip Hardware Power-Down Support (Register Configuration not Saved)
- Per-Port-Based Software Power-Save on PHY (Idle Link Detection, Register Configuration Preserved)
- QoS/CoS Packets Prioritization Supports: Per Port, 802.1p and DiffServ-Based
- 802.1p/q Tag Insertion or Removal on a Per-Port Basis (Egress)
- Port-Based VLAN Support
- MDC and MDI/O Interface Support to Access the MII PHY Control Registers (Not All Control Registers)
- · MII Local Loopback Support
- On-Chip 64Kbyte Memory for Frame Buffering (Not Shared with 1K Unicast Address Table)
- 1.4Gbps High Performance Memory Bandwidth
- · Wire-Speed Reception and Transmission
- Integrated Look-Up Engine with Dedicated 1K Unicast MAC Addresses
- Automatic Address Learning, Address Aging and Address Migration
- Full-Duplex IEEE 802.3x and Half-Duplex Back Pressure Flow Control
- The Design is Optimized for Unmanaged Switch Solution where the Configuration is Done Through I/O Strapping and EEPROM Programming in I<sup>2</sup>C

- · Comprehensive LED Support
- 7-Wire SNI Support for Legacy MAC Interface
- Automatic MDI/MDI-X Crossover for Plug-and-Play
- · Disable Automatic MDI/MDI-X Option
- · Low Power
  - Core: 1.8V
  - Digital I/O: 3.3V
  - Analog I/O: 2.5V or 3.3V
- 0.18 µm CMOS Technology
- Commercial Temperature Range: 0°C to +70°C
- Available in a 128-Pin PQFP Package

# **Applications**

- · Broadband Gateway/Firewall/VPN
- Integrated DSL or Cable Modem Multi-Port Router
- · Wireless LAN Access Point Plus Gateway
- Home Networking Expansion
- Standalone 10/100 Switch
- Hotel/Campus/MxU Gateway
- · Enterprise VoIP Gateway/Phone
- · FTTx Customer Premise Equipment
- · Media Converter

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

## **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS300000000).

#### **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

## **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

# **Table of Contents**

1.0 Introduction	4
2.0 Pin Description and Configuration 3.0 Functional Description 4.0 Register Map	
3.0 Functional Description	12
4.0 Register Map	22
5.0 Operational Characteristics	
6.0 Electrical Characteristics Note 1, Note 2	38
7.0 Timing Specifications	39
8.0 Reset Circuit	44
9.0 Selection of Isolation Transformer Note 1	45
10.0 Package Outline	46
Appendix A: Data Sheet Revision History	48
The Microchip Web Site	49
Customer Change Notification Service	49
Customer Support	49
Product Identification System	


# 1.0 INTRODUCTION

# 1.1 General Description

The KS8995XA is a highly integrated Layer-2 quality of service (QoS) switch with optimized bill of materials (BOM) cost for low port count, cost-sensitive 10/100Mbps switch systems. It also provides an extensive feature set including three different QoS priority schemes, a dual MII interface for BOM cost reduction, rate limiting to offload CPU tasks, software and hardware power-down, a MDC/MDIO control interface and port mirroring/monitoring to effectively address both current and emerging Fast Ethernet applications.

The KS8995XA contains five 10/100 transceivers with patented mixed-signal low-power technology, five media access control (MAC) units, a high-speed non-blocking switch fabric, a dedicated address lookup engine, and an on-chip frame buffer memory.

FIGURE 1-1: FUNCTIONAL BLOCK DIAGRAM



# **System Level Applications**

FIGURE 1-2: BROADBAND GATEWAY




FIGURE 1-3: INTEGRATED BROADBAND ROUTER





FIGURE 1-4: STANDALONE SWITCH



# 2.0 PIN DESCRIPTION AND CONFIGURATION

FIGURE 2-1: 128-PIN PQFP (PQ) ASSIGNMENT (TOP VIEW)




TABLE 2-1: SIGNALS

Pin Number	Pin Name	Туре	Port	Description
1	MDI-XDIS	IPD	1 - 5	Disable auto MDI/MDI-X. PD (default) = normal operation PU = disable auto MDI/MDI-X on all ports.
2	GNDA	GND	_	Analog ground.
3	VDDAR	Р	_	1.8V analog V <sub>DD</sub> .
4	RXP1	I	1	Physical receive signal + (differential).
5	RXM1	I	1	Physical receive signal – (differential).
6	GNDA	GND	_	Analog ground.
7	TXP1	0	1	Physical transmit signal + (differential).
8	TXM1	0	1	Physical transmit signal – (differential).
9	VDDAT	Р	_	2.5V or 3.3V analog V <sub>DD</sub> .
10	RXP2	- 1	2	Physical receive signal + (differential).
11	RXM2	-	2	Physical receive signal – (differential).
12	GNDA	GND	_	Analog ground.
13	TXP2	0	2	Physical transmit signal + (differential).
14	TXM2	0	2	Physical transmit signal – (differential).
15	VDDAR	Р	_	1.8V analog V <sub>DD</sub> .
16	GNDA	GND	_	Analog ground.
17	ISET	_	_	Set physical transmit output current. Pull-down with a 3.01 k $\Omega$ 1% resistor.
18	VDDAT	Р	_	2.5V or 3.3V analog V <sub>DD</sub> .
19	RXP3	I	3	Physical receive signal + (differential).
20	RXM3	I	3	Physical receive signal – (differential).
21	GNDA	GND	_	Analog ground.
22	TXP3	0	3	Physical transmit signal + (differential).
23	TXM3	0	3	Physical transmit signal – (differential).
24	VDDAT	Р	_	2.5V or 3.3V analog V <sub>DD</sub> .
25	RXP4	I	4	Physical receive signal + (differential).
26	RXM4	I	4	Physical receive signal – (differential).
27	GNDA	GND	_	Analog ground.
28	TXP4	0	4	Physical transmit signal + (differential).
29	TXM4	0	4	Physical transmit signal – (differential).
30	GNDA	GND	_	Analog ground.
31	VDDAR	Р	_	1.8V analog V <sub>DD</sub> .
32	RXP5	I	5	Physical receive signal + (differential).
33	RXM5	I	5	Physical receive signal – (differential).
34	GNDA	GND	_	Analog ground.
35	TXP5	0	5	Physical transmit signal + (differential).
36	TXM5	0	5	Physical transmit signal – (differential).
37	VDDAT	Р	_	2.5V or 3.3V analog V <sub>DD</sub> .
38	FXSD5	I	5	Fiber signal detect/factory test pin.
39	FXSD4	I	4	Fiber signal detect/factory test pin.
40	GNDA	GND	_	Analog ground.
41	VDDAR	Р	_	1.8V analog V <sub>DD</sub> .

TABLE 2-1: SIGNALS (CONTINUED)

	I. SIGNALS	(	10	
Pin Number	Pin Name	Туре	Port	Description
42	GNDA	GND	_	Analog ground.
43	VDDAR	Р		1.8V analog V <sub>DD</sub> .
44	GNDA	GND		Analog ground.
45	NC / MUX1	I	_	No connect. Factory test pin.
46	NC / MUX2	I		No connect. Factory test pin.
47	PWRDN_N	IPU	_	Full-chip power down. Active low
48	RESERVE/NC	_	_	Reserved pin. No connect.
49	GNDD	GND	_	Digital ground.
50	VDDC	Р	_	1.8V digital core V <sub>DD</sub> .
51	PMTXEN	IPD	5	PHY[5] MII transmit enable.
52	PMTXD3	IPD	5	PHY[5] MII transmit bit 3.
53	PMTXD2	IPD	5	PHY[5] MII transmit bit 3.
54	PMTXD1	IPD	5	PHY[5] MII transmit bit 3.
55	PMTXD0	IPD	5	PHY[5] MII transmit bit 3.
56	PMTXER	IPD	5	PHY[5] MII transmit bit 3.
57	PMTXC	0	5	PHY[5] MII transmit error.
58	GNDD	GND	_	PHY[5] MII transmit clock. PHY mode MII.
59	VDDIO	Р	_	Digital ground.
60	PMRXC	0	5	3.3V digital VDD for digital I/O circuitry.
61	PMRXDV	IPD/O	5	PHY[5] MII receive data valid.
62	PMRXD3	IPD/O	5	PHY[5] MII receive bit 3. Strap option: PD (default) = enable flow control; PU = disable flow control.
63	PMRXD2	IPD/O	5	PHY[5] MII receive bit 2. Strap option: PD (default) = disable back pressure; PU = enable back pressure.
64	PMRXD1	IPD/O	5	PHY[5] MII receive bit 1. Strap option: PD (default) = drop excessive collision packets; PU = does not drop excessive collision packets.
65	PMRXD0	IPD/O	5	PHY[5] MII receive bit 0. Strap option: PD (default) = disable aggressive back-off algorithm in half-duplex mode; PU = enable for performance enhancement.
66	PMRXER	IPD/O	5	PHY[5] MII receive error. Strap option: PD (default) = packet size 1518/1522 bytes; PU = 1536 bytes.
67	PCRS	IPD/O	5	PHY[5] MII carrier sense/strap option for port 4 only. PD (default) = force half-duplex if auto-negotiation is disabled or fails. PU = force full-duplex if auto negotiation is disabled or fails. Refer to Register 76.
68	PCOL	IPD/O	5	PHY[5] MII collision detect/ strap option for port 4 only. PD (default) = no force flow control, normal operation. PU = force flow control. Refer to Register 66.
69	SMTXEN	IPD	_	Switch MII transmit enable.
70	SMTXD3	IPD		Switch MII transmit data bit 3
71	SMTXD2	IPD	_	Switch MII transmit data bit 2
72	SMTXD1	IPD	_	Switch MII transmit data bit 1
73	SMTXD0	IPD	_	Switch MII transmit data bit 0
74	SMTXER	IPD		Switch MII transmit error
75	SMTXC	I/O		Switch MII transmit clock. PHY or MAC mode MII.
76	GNDD	GND	_	Digital ground

TABLE 2-1: SIGNALS (CONTINUED)

Pin Number	Pin Name	Туре	Port		Description			
77	VDDIO	Р	_	3.3V digital V <sub>DD</sub> for digital I/O circuitry.				
78	SMRXC	I/O	_	Switch MII receive clock. PHY or MAC mode MII.				
79	SMRXDV	IPD/O	_	Switch MII receive d	lata valid.			
80	SMRXD3	IPD/O	_	Switch MII receive of	clock. PHY or MAC mod	de MII.		
81	SMRXD2	IPD/O	_		oit 2. Strap option: PD ( U = Switch MII in half-d	default) = Switch MII in luplex mode.		
82	SMRXD1	IPD/O	_		oit 1. Strap option: PD ( = Switch MII in 10Mbp	default) = Switch MII in os mode.		
83	SMRXD0	IPD/O	_	Switch MII receive b	oit 0; Strap option: see	"Register 11[1]."		
84	SCOL	IPD/O	_	Switch MII collision	detect.			
85	SCRS	IPD/O		Switch MII carrier se	ense.			
				Dual MII configuration	on pin.			
i				Pin# (91, 86, 87)	Switch MII	PHY [5] MII		
i				000	Disable, Otri	Disable, Otri		
i				001	PHY mode MII	Disable, Otri		
00	000154	100		010	MAC mode MII	Disable, Otri		
86	SCONF1	IPD	_	011	PHY mode SNI	Disable, Otri		
				100	Disable	Disable		
				101	PHY mode MII	PHY mode MII		
				110	MAC mode MII	PHY mode MII		
						111	PHY mode SNI	PHY mode MII
87	SCONF0	IPD	_	Dual MII configuration pin.				
88	GNDD	GND	_	Digital ground.				
89	VDDC	Р	_	1.8V digital core V <sub>DD</sub> .				
90	LED5-2	IPU/O	5	LED indicator 2. Aging setup. See "Aging" section.				
91	LED5-1	IPU/O	5	LED indicator 1. Strap option: PU (default): enable PHY[5] MII I/F. PD: tristate all PHY[5] MII output. See "Pin# 86 SCONF1."				
92	LED5-0	IPU/O	5	LED indicator 0.				
93	LED4-2	IPU/O	4	LED indicator 2.				
94	LED4-1	IPU/O	4	LED indicator 1.				
95	LED4-0	IPU/O	4	LED indicator 0.				
96	LED3-2	IPU/O	3	LED indicator 2.				
97	LED3-1	IPU/O	3	LED indicator 1.				
98	LED3-0	IPU/O	3	LED indicator 0.				
99	GNDD	GND	_	Digital ground.				
100	VDDIO	Р	_	3.3V digital V <sub>DD</sub> for digital I/O.				
101	LED2-2	IPU/O	2	LED indicator 2.				
102	LED2-1	IPU/O	2	LED indicator 1.				
103	LED2-0	IPU/O	2	LED indicator 0.				
104	LED1-2	IPU/O	1	LED indicator 2.				
105	LED1-1	IPU/O	1	LED indicator 1.				
106	LED1-0	IPU/O	1	LED indicator 0.				
107	MDC	IPU/O	1	Switch or PHY[5] MII management data clock.(2).				
108	MDIO	IPU	ALL	Switch or PHY[5] M	II management data I/0	D.		

TABLE 2-1: SIGNALS (CONTINUED)

Pin Number	Pin Name	Туре	Port	Description
109	Reserved	_	ALL	No connect.
110	SCL	I/O	ALL	Output clock at 81 kHz in I <sup>2</sup> C master mode.
111	SDA	I/O	ALL	Serial data input/output in I <sup>2</sup> C master mode.
112	Reserved	_	ALL	No connect.
113	PS1	IPD	_	No connect or pull-down.
114	PS0	IPD	_	No connect or pull-down.
115	RST_N	IPU	_	Reset the KS8995XA. Active low.
116	GNDD	GND		Digital ground.
117	VDDC	Р		1.8V digital core V <sub>DD</sub> .
118	TESTEN	IPD		Factory test pin.
119	SCANEN	IPD		Factory test pin.
120	NC	NC		No connection.
121	X1	1		25 MHz crystal clock connection/or 3.3V tolerant oscillator input. Oscillator should be ±100 ppm.
122	X2	0		25 MHz crystal clock connection.
123	VDDAP	Р		1.8V analog VDD for PLL.
124	GNDA	GND		Analog ground.
125	VDDAR	Р		1.8V analog VDD.
126	GNDA	GND		Analog ground.
127	GNDA	GND		Analog ground.
128	TEST2	_		Factory test pin.

# Note 2-1 P = power supply

GND = ground

I = input

O = output

I/O = bi-directional

IPU/O = Input with internal pull-up during reset; output pin otherwise

IPU = Input with internal pull-up

IPD = Input with internal pull-down

IPD/O = Input w/internal pull-down during reset, output pin otherwise

NC = no connect

Note 2-2 PU = Strap pin pull-up

PD = Strap pull-down

Otri = Output tristated

# 3.0 FUNCTIONAL DESCRIPTION

The KS8995XA contains five 10/100 physical layer transceivers and five media access control (MAC) units with an integrated Layer 2 switch. The device runs in three modes. The first mode is as a five-port integrated switch. The second is as a five-port switch with the fifth port decoupled from the physical port. In this mode access to the fifth MAC is provided through a media independent interface (MII). This is useful for implementing an integrated broadband router. The third mode uses the dual MII feature to recover the use of the fifth PHY. This allows the additional broadband gateway configuration, where the fifth PHY may be accessed through the MII-P5 port.

The KS8995XA is optimized for an unmanaged design in which the configuration is achieved through I/O strapping or EEPROM programming at system reset time.

On the media side, the KS8995XA supports IEEE 802.3 10BASE-T, 100BASE-TX on all ports, and 100BASE-FX on ports 4 and 5. The KS8995XA can be used as two separate media converters.

Physical signal transmission and reception are enhanced through the use of patented analog circuitry that makes the design more efficient and allows for lower power consumption and smaller chip die size.

The major enhancements from the KS8995E to the KS8995XA are support for programmable rate limiting, a dual MII interface, MDC/MDIO control interface for IEEE 802.3-defined register configuration (not all the registers), per-port broadcast storm protection, local loopback and lower power consumption.

The KS8995XA is pin-compatible to the managed switch, the KS8995M.

# 3.1 Physical Layer Transceiver

#### 3.1.1 100BASE-TX TRANSMIT

The 100BASE-TX transmit function performs parallel-to-serial conversion, 4B/5B coding, scrambling, NRZ-to-NRZI conversion, MLT3 encoding and transmission. The circuit starts with a parallel-to-serial conversion, which converts the MII data from the MAC into a 125 MHz serial bit stream. The data and control stream is then converted into 4B/5B coding and followed by a scrambler. The serialized data is further converted from NRZ to NRZI format, and then transmitted in MLT3 current output. The output current is set by an external 1% 3.01 k $\Omega$  resistor for the 1:1 transformer ratio. It has a typical rise/fall time of 4 ns and complies with the ANSI TP-PMD standard regarding amplitude balance, overshoot, and timing jitter. The wave-shaped 10BASE-T output is also incorporated into the 100BASE-TX transmitter.

#### 3.1.2 100BASE-TX RECEIVE

The 100BASE-TX receiver function performs adaptive equalization, DC restoration, MLT3-to-NRZI conversion, data and clock recovery, NRZI-to-NRZ conversion, de-scrambling, 4B/5B decoding, and serial-to-parallel conversion. The receiving side starts with the equalization filter to compensate for inter-symbol interference (ISI) over the twisted pair cable. Because the amplitude loss and phase distortion is a function of the cable length, the equalizer must adjust its characteristics to optimize performance. In this design, the variable equalizer makes an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, and then tunes itself for optimization. This is an ongoing process and self-adjusts against environmental changes such as temperature variations.

The equalized signal goes through a DC restoration and data conversion block. The DC restoration circuit is used to compensate for the effect of baseline wander and to improve the dynamic range. The differential data conversion circuit converts the MLT3 format back to NRZI. The slicing threshold is also adaptive.

The clock recovery circuit extracts the 125 MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal into the NRZ format. This signal is sent through the de-scrambler followed by the 4B/5B decoder. Finally, the NRZ serial data is converted to the MII format and provided as the input data to the MAC.

#### 3.1.3 PLL CLOCK SYNTHESIZER

The KS8995XA generates 125 MHz, 42 MHz, 25 MHz, and 10 MHz clocks for system timing. Internal clocks are generated from an external 25 MHz crystal.

#### 3.1.4 SCRAMBLER/DE-SCRAMBLER (100BASE-TX ONLY)

The purpose of the scrambler is to spread the power spectrum of the signal to reduce electromagnetic interference (EMI) and baseline wander. Transmitted data is scrambled through the use of an 11-bit wide linear feedback shift register (LFSR). The scrambler generates a 2047-bit non-repetitive sequence, and the receiver then de-scrambles the incoming data stream using the same sequence as at the transmitter.

#### 3.1.5 100BASE-FX OPERATION

100BASE-FX operation is similar to 100BASE-TX operation with the differences being that the scrambler/de-scrambler and MLT3 encoder/decoder are bypassed on transmission and reception. In 100BASE-FX mode, the auto negotiation feature is bypassed since there is no standard that supports fiber auto negotiation.

## 3.1.6 100BASE-FX SIGNAL DETECTION

The physical port runs in 100BASE-FX mode if FXSDx >0.6V for ports 4 and 5 only. This signal is internally referenced to 1.25V. The fiber module interface should be set by a voltage divider such that FXSDx 'H' is above this 1.25V reference, indicating signal detect, and FXSDx 'L' is below the 1.25V reference to indicate no signal. When FXSDx is below 0.6V then 100BASE-FX mode is disabled.

#### 3.1.7 100BASE-FX FAR-END FAULT

Far end fault occurs when the signal detection is logically false from the receive fiber module. When this occurs, the transmission side signals the other end of the link by sending 84 1's followed by a zero in the idle period between frames. The far end fault may be disabled through register settings.

## 3.1.8 10BASE-T TRANSMIT

The output 10BASE-T driver is incorporated into the 100BASE-T driver to allow transmission with the same magnetic. They are internally wave-shaped and pre-emphasized into outputs with a typical 2.3V amplitude. The harmonic contents are at least 27 dB below the fundamental when driven by an all-ones Manchester-encoded signal.

## 3.1.9 10BASE-T RECEIVE

On the receive side, input buffers and level detecting squelch circuits are employed. A differential input receiver circuit and a phase-locked loop (PLL) perform the decoding function. The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 400 mV or with short pulse widths to prevent noise at the RXP-or-RXM input from falsely triggering the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KS8995XA decodes a data frame. The receiver clock is maintained active during idle periods in between data reception.

#### 3.1.10 POWER MANAGEMENT

The KS8995XA features a per-port power down mode. To save power, the user can power down ports that are not in use by setting the port control registers or MII control registers. In addition, there is a full-chip power down mode. When activated, the entire chip will be shut down.

#### 3.1.11 MDI/MDI-X AUTO CROSSOVER


The KS8995XA supports MDI/MDI-X auto crossover. This facilitates the use of either a straight connection CAT-5 cable or a crossover CAT-5 cable. The auto-sense function will detect remote transmit and receive pairs, and correctly assign the transmit and receive pairs from the KS8995XA device. This feature can be highly useful when end users are unaware of cable types and can also save on an additional uplink configuration connection. The auto-crossover feature may be disabled through the port control registers.

# 3.1.12 AUTO-NEGOTIATION

The KSZ8995XA conforms to the auto-negotiation protocol as described by the 802.3 committee. Auto-negotiation allows unshielded twisted pair (UTP) link partners to select the best common mode of operation. In auto-negotiation, the link partners advertise capabilities across the link to each other. If auto-negotiation is not supported or the link partner to the KS8995XA is forced to bypass auto-negotiation, then the mode is set by observing the signal at the receiver. This is known as parallel mode because while the transmitter is sending auto-negotiation advertisements, the receiver is listening for advertisements or a fixed signal protocol.

The flow for the link set up is depicted in Figure 3-1.

FIGURE 3-1: AUTO-NEGOTIATION



## 3.2 Switch Core

## 3.2.1 ADDRESS LOOKUP

The internal lookup table stores MAC addresses and their associated information. It contains a 1K unicast address table plus switching information. The KS8995XA is guaranteed to learn 1K addresses and distinguishes itself from hash-based lookup tables which, depending on the operating environment and probabilities, may not guarantee the absolute number of addresses it can learn.

# 3.2.2 LEARNING

The internal lookup engine updates its table with a new entry if the following conditions are met:

- The received packet's source address (SA) does not exist in the lookup table.
- The received packet is good; the packet has no receiving errors and is of legal length.

The lookup engine inserts the qualified SA into the table, along with the port number and time stamp. If the table is full, the last entry of the table is deleted to make room for the new entry.

#### 3.2.3 MIGRATION

The internal lookup engine also monitors whether a station has moved. If a station has moved, it will update the table accordingly. Migration happens when the following conditions are met:

- The received packet's SA is in the table, but the associated source port information is different.
- · The received packet is good; the packet has no receiving errors and is of legal length.

The lookup engine will update the existing record in the table with the new source port information.

#### 3.2.4 AGING

The lookup engine will update the time stamp information of a record whenever the corresponding SA appears. The time stamp is used in the aging process. If a record is not updated for a period of time, the lookup engine will remove the record from the table. The lookup engine constantly performs the aging process and will continuously remove aging records. The aging period is  $300 \pm 75$  seconds. This feature can be enabled or disabled through register 3 or by external pull-up or pull-down resistors on LED[5][2]. See Register 3 section in Table 4-2.

#### 3.2.5 SWITCHING ENGINE

The KS8995XA features a high performance switching engine to move data to and from the MAC's packet buffers. It operates in store and forward mode, while the efficient switching mechanism reduces overall latency.

The KS8995XA has a 64kB internal frame buffer. This resource is shared between all five ports. The buffer sharing mode can be programmed through Register 2. See Register 2 section in Table 4-2 In one mode, ports are allowed to use any free buffers in the buffer pool.

In the second mode, each port is only allowed to use 1/5 of the total buffer pool. There are a total of 512 buffers available. Each buffer is sized at 128B.

#### 3.2.6 MAC OPERATION

The KS8995XA strictly abides by IEEE 802.3 standards to maximize compatibility.

## 3.2.6.1 Inter Packet Gap (IPG)

If a frame is successfully transmitted, the 96 bits time IPG is measured between the two consecutive MTXEN. If the current packet is experiencing collision, the 96 bits time IPG is measured from MCRS and the next MTXEN.

## 3.2.6.2 Back-Off Algorithm

The KS8995XA implements the IEEE 802.3 standard for the binary exponential back-off algorithm, and optional "aggressive mode" back-off. After 16 collisions, the packet is optionally dropped depending on the chip configuration in Global Register 3 (0x03).

# 3.2.6.3 Late Collision

If a transmit packet experiences collisions after 512 bit times of the transmission, the packet is dropped.

#### 3.2.6.4 Illegal Frames

The KS8995XA discards frames less than 64 bytes and can be programmed to accept frames up to 1536 bytes in Register 4. For special applications, the KS8995XA can also be programmed to accept frames up to 1916 bytes in Register 4. Since the KS8995XA supports VLAN tags, the maximum sizing is adjusted when these tags are present.

# 3.2.6.5 Flow Control

The KS8995XA supports standard 802.3x flow control frames on both transmit and receive sides.

On the receive side, if the KSZ8995XA receives a pause control frame, the KS8995XA will not transmit the next normal frame until the timer, specified in the pause control frame, expires. If another pause frame is received before the current timer expires, the timer will be updated with the new value in the second pause frame. During this period (being flow controlled), only flow control packets from the KS8995XA will be transmitted.

On the transmit side, the KS8995XA has intelligent and efficient ways to determine when to invoke flow control. The flow control is based on availability of the system resources, including available buffers, available transmit queues and available receive queues.

The KS8995XA will flow control a port, which just received a packet, if the destination port resource is being used up. The KS8995XA will issue a flow control frame (XOFF), containing the maximum pause time defined in IEEE standard 802.3x. Once the resource is freed up, the KS8995XA will send out the other flow control frame (XON) with zero pause time to turn off the flow control (turn on transmission to the port). A hysteresis feature is provided to prevent the flow control mechanism from being activated and deactivated too many times.

The KS8995XA will flow control all ports if the receive queue becomes full.

# 3.2.6.6 Half-Duplex Backpressure

A half-duplex backpressure option (Note: not in IEEE 802.3 standards) is also provided. The activation and deactivation conditions are the same as the above in full-duplex mode. If backpressure is required, the KS8995XA will send preambles to defer the other stations' transmission (carrier sense deference). To avoid jabber and excessive deference defined in 802.3 standard, after a certain time it will discontinue the carrier sense but it will raise the carrier sense quickly. This short silent time (no carrier sense) is to prevent other stations from sending out packets and keeps other stations in carrier sense deferred state. If the port has packets to send during a backpressure situation, the carrier sense type back pressure will be interrupted and those packets will be transmitted instead. If there are no more packets to send, carrier sense type backpressure will be active again until switch resources free up. If a collision occurs, the binary exponential back-off algorithm is skipped and carrier sense is generated immediately, reducing the chance of further colliding and maintaining carrier sense to prevent reception of packets.

To ensure no packet loss in 10 BASE-T or 100 BASE-TX half-duplex modes, the user must enable the following:

- · Aggressive backoff (register 3, bit 0)
- · No excessive collision drop (register 4, bit 3)
- · Back pressure (register 4, bit 5)

These bits are not set as defaults because this is not the IEEE standard.

#### 3.2.6.7 Broadcast Storm Protection

The KS8995XA has an intelligent option to protect the switch system from receiving too many broadcast packets. Broadcast packets will be forwarded to all ports except the source port, and thus use too many switch resources (bandwidth and available space in transmit queues). The KS8995XA has the option to include "multicast packets" for storm control. The broadcast storm rate parameters are programmed globally, and can be enabled or disabled on a per port basis. The rate is based on a 50 ms interval for 100BT and a 500 ms interval for 10BT. At the beginning of each interval, the counter is cleared to zero, and the rate limit mechanism starts to count the number of bytes during the interval. The rate definition is described in Register 6 and Register 7. The default setting for registers 6 and 7 is 0x4A, which is 74 decimal. This is equal to a rate of 1%, calculated as follows:

148,800 frames/sec × 50 ms/interval × 1% = 74 frames/interval (approx.) = 0x4

# 3.2.7 MII INTERFACE OPERATION

The media independent interface (MII) is specified by the IEEE 802.3 committee and provides a common interface between physical layer and MAC layer devices. The KS8995XA provides two such interfaces. The MII-P5 interface is used to connect to the fifth PHY, whereas the MII-SW interface is used to connect to the fifth MAC. Each of these MII interfaces contains two distinct groups of signals, one for transmission and the other for receiving. The table below describes the signals used in the MII-P5 interface.

The MII-P5 interface operates in PHY mode only, while the MII-SW interface operates in either MAC mode or PHY mode. These interfaces are nibble-wide data interfaces and therefore run at 1/4 the network bit rate (not encoded). Additional signals on the transmit side indicate when data is valid or when an error occurs during transmission. Likewise, the receive side has indicators that convey when the data is valid and without physical layer errors. For half-duplex operation, there is a signal that indicates a collision has occurred during transmission.

Note that the signal MRXER is not provided on the MII-SW interface for PHY mode operation and the signal MTXER is not provided on the MII-SW interface for MAC mode operation. Normally MRXER would indicate a receive error coming from the physical layer device. MTXER would indicate a transmit error from the MAC device. These signals are not appropriate for this configuration. For PHY mode operation, if the device interfacing with the KS8995XA has an MRXER pin, it should be tied low. For MAC mode operation, if the device interfacing with the KS8995XA has an MTXER pin, it should be tied low.

TABLE 3-1: MII - P5 SIGNALS (PHY MODE)

MII Signal	Description	KSZ8995XA Signal
MTXEN	Transmit Enable	PMTXEN
MTXER	Transmit Error	PMTXER
MTXD3	Transmit Data Bit 3	PMTXD[3]
MTXD2	Transmit Data Bit 2	PMTXD[2]
MTXD1	Transmit Data Bit 1	PMTXD[1]
MTXD0	Transmit Data Bit 0	PMTXD[0]
MTXC	Transmit Clock	PMTXC
MCOL	Collision Detection	PCOL
MCRS	Carrier Sense	PCRS
MRXDV	Receive Data Valid	PMRXDV
MRXER	Receive Error	PMRXER
MRXD3	Receive Data Bit 3	PMRXD[3]
MRXD2	Receive Data Bit 2	PMRXD[2]
MRXD1	Receive Data Bit 1	PMRXD[1]
MRXD0	Receive Data Bit 0	PMRXD[0]
MRXC	Receive Clock	PMRXC
MDC	Management data clock	MDC
MDIO	Management data I/O	MDIO

TABLE 3-2: MII - SW SIGNALS

PHY Mode Connection		Description	MAC Mode Connection		
External MAC	KS8995XA Signal	Description	External PHY	KS8995XA Signal	
MTXEN	SMTXEN	Transmit Enable	MTXEN	SMRXDV	
MTXER	SMTXER	Transmit Error	MTXER	Not Used	
MTXD3	SMTXD[3]	Transmit Data Bit 3	MTXD3	SMRXD[3]	
MTXD2	SMTXD[2]	Transmit Data Bit 2	MTXD2	SMRXD[2]	
MTXD1	SMTXD[1]	Transmit Data Bit 1	MTXD1	SMRXD[1]	
MTXD0	SMTXD[0]	Transmit Data Bit 0	MTXD0	SMRXD[0]	
MTXC	SMTXC	Transmit Clock	MTXC	SMRXC	
MCOL	SCOL	Collision Detection	MCOL	SCOL	
MCRS	SCRS	Carrier Sense	MCRS	SCRS	
MRXDV	SMRXDV	Receive Data Valid	MRXDV	SMTXEN	
MRXER	Not Used	Receive Error	MRXER	SMTXER	
MRXD3	SMRXD[3]	Receive Data Bit 3	MRXD3	SMTXD[3]	
MRXD2	SMRXD[2]	Receive Data Bit 2	MRXD2	SMTXD[2]	
MRXD1	SMRXD[1]	Receive Data Bit 1	MRXD1	SMTXD[1]	
MRXD0	SMRXD[0]	Receive Data Bit 0	MRXD0	SMTXD[0]	
MRXC	SMRXC	Receive Clock	MRXC	SMTXC	

# 3.2.8 SNI INTERFACE OPERATION

The serial network interface (SNI) is compatible with some controllers used for network layer protocol processing. This interface can be directly connected to these types of devices. The signals are divided into two groups, one for transmission and the other for reception. The signals involved are described in the table below.

TABLE 3-3: SNI SIGNALS

SNI Signal	Description	KSZ8995XA PHY Signal
TXEN	Transmit enable	SMTXEN
TXD	Serial transmit data	SMTXD[0]
TXC	Transmit clock	SMTXC
COL	Collision detection	SCOL
CRS	Carrier sense	SMRXDV
RXD	Serial receive data	SMRXD[0]
RXC	Receive clock	SMRXC

The SNI interface is a bit wide data interface and, therefore, runs at the network bit rate (not encoded). An additional signal on the transmit side indicates when data is valid. Similarly, the receive side has an indicator that conveys when the data is valid.

For half-duplex operation, the SCOL signal is used to indicate that a collision has occurred during transmission.


# 3.3 Advanced Functionality

#### 3.3.1 QOS SUPPORT

The KS8995XA is a QoS switch, meaning that is it able to identify selected packets on its ingress ports, prioritize them, and service the packets according to their priority on the egress ports. In this way, the KS8995XA can provide statistically better service to the high priority packets that are latency sensitive, or require higher bandwidth. The KS8995XA supports ingress QoS classification using three different mechanisms: port-based priority, 802.1p tag-based priority, and DSCP priority for IPv4 packets.

Port-based priority is useful when the user wants to give a device on a given port high priority. For example in Figure 7, port 1 is given high priority because it is connected to an IP phone and port 4 is given lower priority because it is connected to a computer whose data traffic may be less sensitive to network congestion. Each port on the KS8995XA can be set as high or low priority with an EEPROM. The port priority is set in bit 4 of registers 0x10, 0x20, 0x30, 0x40, 0x50 for ports 1, 2, 3, 4 and 5, respectively. Port-based priority is overridden by the OR'ed result of the 802.1p and DSCP priorities if they are all enabled at the same time.

FIGURE 3-2: PORT-BASED PRIORITY



The KS8995XA can classify tagged packets using the 802.1p tag-based priority. In this prioritization scheme, the user can enable the 802.1p classification on a per port basis in bit 5 of registers 0x10, 0x20, 0x30, 0x40 and 0x50 for ports 1, 2, 3, 4, and 5, respectively. Then the user specifies the 802.1p base priority in register 0x02, bits [6-4]. When a tagged packet is received, the KS8995XA examines the 3 bit 802.1p priority field shown in Figure 3-3. These 3 bits are compared against the base priority. The prioritization policy is as follows:

TABLE 3-4: 802.1P PRIORITY

802.1p Priority ≥Base Priority	High
802.1p Priority <base priority<="" td=""/> <td>Low</td>	Low

FIGURE 3-3: 802.3 TAGGED PACKET





FIGURE 3-4: IPV4 PACKET



In order to support QoS from end-to-end in a network, the KS8995XA can also classify packets based on the IPv4 Diff-Serv field shown in Figure 3-4.

The DiffServ field consists of 6 bits, which can be used to specify 64 code points. The KS8995XA provides 64 bits (DSCP[63:0]) in 8 registers (0x60 to 0x67), in which the user specifies the priority of each of the 64 code points. The DiffServ classification is enabled on a per port basis in bit 6 of registers 0x10, 0x20, 0x30, 0x40 and 0x50 for ports 1, 2, 3, 4, and 5, respectively. If the DiffServ classification is enabled on a port, the KS8995XA will decode the IPv4 DiffServ field and look at the user defined code point bit to determine if the packet is high priority or low priority. If the code point is a '1', the packet is high priority. If the code point is '0', the packet is low priority.

TABLE 3-5: DIFFSERV CODE POINT

DiffServ Field (Binary)	Code Point	KS8995X (Reg. and Bit)
000000	DSCP[0]	0x67, bit 0
000001	DSCP[1]	0x67, bit 1
000010	DSCP[2]	0x67, bit 2
000011	DSCP[3]	0x67, bit 3
000100	DSCP[4]	0x67, bit 4
•	•	•
•	•	•
•	•	•
111011	DSCP[59]	0x60, bit 3
111100	DSCP[60]	0x60, bit 4
111101	DSCP[61]	0x60, bit 5
111110	DSCP[62]	0x60, bit 6
111111	DSCP[63]	0x60, bit 7

Once classification of the packets has been determined either by port-based priority, 802.1p tag-based priority or Diff-Serv priority, they are placed in either the high or low priority queue on the egress port. The user can enable the egress priority queues on a per port basis by setting bit 0 of registers 0x10, 0x20, 0x30, 0x40, and 0x50 for ports 1, 2, 3, 4 and 5, respectively. If the egress priority queue for a given port is not set, the port will treat all packets as if they are the same priority, even though packets are classified on their ingress ports. If the egress priority queue for a given port is enabled, packets are serviced based on the user programmable egress policy. The priority scheme selection is set in register 0x05 bits[3-2] as shown in Table 3-6.

**TABLE 3-6: TRANSMIT PRIORITY RATIO** 

Register 0x05, bit 3	Register 0x05, bit 2	Egress Priority Scheme
0	0	Always deliver high priority packets first
0	1	Deliver high/low priority packets at a ratio of 10/1
1	0	Deliver high/low priority packets at a ratio of 5/1
1	1	Deliver high/low priority packets at a ratio of 2/1

The KS8995XA offers support for port-based, 802.1p tag-based, and IPv4 DiffServ priority, as well as programmable egress policies. These KS8995XA QoS features enable identifying, classifying and forwarding packets based on their priority. The system designer is able to use this device to build network elements that give more control over system resources, priority service to mission critical applications, and can be integrated into the next generation of multimedia networks.

## 3.3.2 RATE LIMIT SUPPORT

KS8995XA supports hardware rate limiting on "receive" and "transmit" independently on a per port basis. It also supports rate limiting in a priority or non-priority environment. The rate limit starts from 0Kbps and goes up to the line rate in steps of 32Kbps. The KS8995XA uses one second as an interval. At the beginning of each interval, the counter is cleared to zero, and the rate limit mechanism starts to count the number of bytes during this interval.

For receive, if the number of bytes exceeds the programmed limit, the switch will stop receiving packets on the port until the "one second" interval expires. There is an option provided for flow control to prevent packet loss. If the rate limit is programmed greater than or equal to 128Kbps and the byte counter is 8K bytes below the limit, the flow control will be triggered. If the rate limit is programmed lower than 128Kbps and the byte counter is 2K bytes below the limit, the flow control will be triggered.

For transmit, if the number of bytes exceeds the programmed limit, the switch will stop transmitting packets on the port until the "one second" interval expires.

If priority is enabled, the KS8995XA can support different rate controls for both high priority and low priority packets. This can be programmed through Registers 21 – 27.


# 3.4 Configuration Interface

The KS8995XA functions as an unmanaged switch. If no EEPROM exists, the KS8995XA will operate from its default and strap-in settings.

# 3.4.1 I<sup>2</sup>C MASTER SERIAL BUS CONFIGURATION

If a 2-wire EEPROM exists, the KS8995XA can perform more advanced features like broadcast storm protection and rate control. The EEPROM should have the entire valid configuration data from register 0 to register 109 defined in the memory map, except the status registers. The configuration access time (t<sub>prgm</sub>) is less than 15 ms as shown in Figure 3-5.

## FIGURE 3-5: EEPROM CONFIGURATION TIMING DIAGRAM



To configure the KS8995XA with a pre-configured EEPROM use the following steps:

- At the board level, connect pin 110 on the KS8995XA to the SCL pin on the EEPROM. Connect pin 111 on the KS8995XA to the SDA pin on the EEPROM.
- Be sure the board-level reset signal is connected to the KS8995XA reset signal on pin 115 (RST N).
- Program the contents of the EEPROM before placing it on the board with the desired configuration data. Note that
  the first byte in the EEPROM must be "95" for the loading to occur properly. If this value is not correct, all other
  data will be ignored.
- Place EEPROM on the board and power up the board. Assert the active-low board level reset to RST\_N on the KS8995XA. After the reset is de-asserted, the KS8995XA will begin reading configuration data from the EEPROM. The configuration access time (t<sub>pram</sub>) is less than 15 ms.

Note: For proper operation, make sure pin 47 (PWRDN\_N) is not asserted during the reset operation.

# 3.5 MII Management Interface (MIIM)

A standard MIIM interface is provided for all five PHY devices in the KS8995XA. An external device with MDC/MDIO capability is able to read PHY status or to configure PHY settings. For details on the MIIM interface standard, please reference the IEEE 802.3 specification (section 22.2.4.5). The MIIM interface does not have access to all the configuration registers in the KS8995XA. It can only access the standard MII registers. See Section 4.3, "MIIM Registers".

# 4.0 REGISTER MAP

TABLE 4-1: REGISTER MAP

(	Offset	Description
Decimal	Hex	Description
0-1	0x00-0x01	Chip ID Registers
2-11	0x02-0x0B	Global Control Registers
12-15	0x0C-0x0F	Reserved
16-29	0x10-0x1D	Port 1 Control Registers
30-31	0x1E-0x2F	Port 1 Status Registers
32-45	0x20-0x2D	Port 2 Control Registers
46-47	0x2E-0x2F	Port 2 Status Registers
48-61	0x30-0x3D	Port 3 Control Registers
62-63	0x3E-0x3F	Port 3 Status Registers
64-77	0x40-0x4D	Port 4 Control Registers
78-79	0x4E-0x4F	Port 4 Status Registers
80-93	0x50-0x5D	Port 5 Control Registers
94-95	0x5E-0x5F	Port 5 Status Registers
96-103	0x60-0x67	TOS Priority Control Registers
104-109	0x68-0x6D	MAC Address Registers

# 4.1 Global Registers

TABLE 4-2: REGISTER DESCRIPTIONS

Address	Name	Description	Mode	Default						
Register	Register 0 (0x00): Chip ID0									
7-0	7-0 Family ID Chip family RO 0x95									
Register	1 (0x01): Chip ID1	/Start Switch								
7-4	Chip ID	0x0 is assigned to 95 series. (95XA)	RO	0x0						
3-1	Revision ID	Revision ID	RO	Based on real chip revision, 0x02=B2, 0x03=B3, 0x04=B4, 0x05=B5, etc.						
0	Start Switch	The chip starts automatically after trying to read the external EEPROM. If EEPROM does not exist, the chip will use default values for all internal registers. If EEPROM is present, the contents in the EEPROM will be checked. The switch will check: (1) Register 0 = 0x95, (2) Register 1 [7:4] = 0x0. If this check is OK, the contents in the EEPROM will override chip register default values.	RW	0x0						
Register	2 (0x02): Global C	ontrol 0								
7	Reserved	Reserved	R/W	0x0						
6-4	802.1p Base Pri- ority	Used to classify priority for incoming 802.1q packets. "User priority" is compared against this value ≥: classified as high priority <: classified as low priority	R/W	0x4						

TABLE 4-2: REGISTER DESCRIPTIONS (CONTINUED)

Address	Name	Description	Mode	Default
3	Enable PHY MII	1 = Enable PHY MII interface (note: if not enabled, the switch will tri-state all outputs.)	R/W	Pin LED[5][1] strap option. Pull-down (0): iso- late. Pull-up (1): Enable. <b>Note:</b> LED[5][1] has internal pull-up.
2	Buffer Share Mode	1 = Buffer pool is shared by all ports. A port can use more buffer when other ports are not busy. 0 = A port is only allowed to use 1/5 of the buffer pool.	R/W	0x1
1	UNH Mode	1 = The switch will drop packets with 0x8808 in T/L filed, or DA=01-80-C2-00-00-01. 0 = The switch will drop packets qualified as "flow control" packets.	R/W	0
0	Link Change Age	1 = Link change from "link" to "no link" will cause fast aging (<800μs) to age address table faster. After an age cycle is complete, the age logic will return to normal (300 ±75 seconds).  Note: If any port is unplugged, all addresses will be automatically aged out.	R/W	0
Register	3 (0x03): Global C	ontrol 1		,
7	Pass All Frames	1 = Switch all packets including bad ones. Used solely for debugging purpose. Works in conjunction with sniffer mode.	R/W	0
6	Reserved	Reserved	R/W	0
5	IEEE 802.3x Transmit Flow Control Disable	0 = Will enable transmit flow control based on AN result 1 = Will not enable transmit flow control regardless of AN result.	R/W	Pin PMRXD3 strap option. Pull-down (0): Enable TX flow control. Pull-up (1): Disable TX/ RX flow control. <b>Note:</b> PMRXD3 has internal pull-down.
4	IEEE 802.3x Receive Flow Control Disable	0 = Will enable receive flow control based on AN result. 1 = Will not enable receive flow control regardless of AN result.  Note: Bit 5 and bit 4 default values are controlled by the same pin, but they can be programmed independently.	R/W	Pin PMRXD3 strap option. Pull-down (0): Enable RX flow control. Pull-up (1): Disable TX/RX flow con- trol. Note: PMRXD3 has inter- nal pull-down.
3	Frame Length Field Check	1 = Will check frame length field in the IEEE packets. If the actual length does not match, the packet will be dropped. (for L/T < 1500)	R/W	0
2	Aging Enable	1 = Enable age function in the chip 0 = Disable aging function	R/W	Pin LED[5][2] strap option. Pull-down (0): Aging disable. Pull-up (1): Aging Enable. Note: LED[5][2] has inter- nal pull-up.
1	Fast Age Enable	1 = Turn on fast age (800 μs)	R/W	0

TABLE 4-2: REGISTER DESCRIPTIONS (CONTINUED)

Address	Name	Description	Mode	Default
0	Aggressive Back Off Enable	1 = Enable more aggressive back off algorithm in half duplex mode to enhance performance. This is not an IEEE standard.	R/W	Pin PMRXD0 strap option. Pull-down (0): Disable aggressive back off. Pull-up (1): Aggres- sive back off. <b>Note:</b> PMRXD0 has internal pull-down.
Register	4 (0x04): Global C	ontrol 2		
7	Reserved	Reserved	R/W	0
6	Reserved	Reserved	R/W	0
5	Reserved	Reserved	R/W	0
4	Reserved	Reserved	R/W	0
3-2	Priority Scheme Select	00 = Always deliver high priority packets first. 01 = Deliver high/low packets at ratio 10/1. 10 = Deliver high/low packets at ratio 5/1. 11 = Deliver high/low packets at ratio 2/1.	R/W	00
1	Reserved	Reserved	R/W	0
0	Sniff Mode Select	1 = Will do Rx AND Tx sniff (both source port and destination port need to match). 0 = Will do Rx OR Tx sniff (either source port or destination port needs to match). This is the mode used to implement Rx only sniff.	R/W	0
Register	6 (0x06): Global C	ontrol 4		
7	Switch MII Back Pressure Enable	1 = Enable half-duplex back pressure on switch MII interface. 0 = Disable back pressure on switch MII interface.	R/W	0
6	Switch MII Half Duplex Mode	1 = Enable MII interface half-duplex mode. 0 = Enable MII interface full-duplex mode.	R/W	Pin SMRXD2 strap option. Pull-down (0): Full-duplex mode. Pull-up (1): Half duplex mode. <b>Note:</b> SMRXD2 has internal pull down.
5	Switch MII flow Control Enable	1 = Enable full-duplex flow control on switch MII interface. 0 = Disable full-duplex flow control on switch MII interface.	R/W	Pin SMRXD3 strap option. Pull-down (0): dis- able flow control. Pull-up (1): enable flow control <b>Note:</b> SMRXD3 has internal pull-down.
4	Switch MII 10BT	1 = The switch interface is in 10Mbps mode. 0 = The switch interface is in 100Mbps mode.	R/W	Pin SMRXD1 strap option. Pull-down (0): Enable 100Mbps Pull-up (1): Enable 10Mpbs. <b>Note:</b> SMRXD1 has internal pull-down.
3	Null VID replace- ment	1 = Will replace null VID with port VID (12 bits). 0 = No replacement for null VID.	R/W	0

TABLE 4-2: REGISTER DESCRIPTIONS (CONTINUED)

Address	Name	Description	Mode	Default
2-0	Broadcast Storm Protection Rate Bit [10:8]	This along with the next register determines how many "64 byte blocks" of packet data allowed on an input port in a preset period. The period is 50 ms for 100BT or 500 ms for 10BT. The default is 1%.	R/W	000
Register	7 (0x07): Global C	ontrol 5		
7-0	Broadcast Storm Protection Rate Bit [7:0]	This along with the previous register determines how many "64 byte blocks" of packet data are allowed on an input port in a preset period. The period is 50 ms for 100BT or 500 ms for 10BT. The default is 1%.	R/W	0x4A (Note 1)
Register	8 (0x08): Global C	ontrol 6		
7-0	Factory Testing	Reserved	R/W	0x24
Register	9 (0x09): Global C	ontrol 7		
7-0	Factory Testing	Reserved	R/W	0x28
Register	10 (0x0A): Global	Control 8		
7-0	Factory Testing	Reserved	R/W	0x24
Register	11 (0x0B): Global	Control 9		
7-4	Reserved	N/A	0	_
3	PHY Power Save	<ul><li>1 = Disable PHY power save mode.</li><li>0 = Enable PHY power save mode.</li></ul>	R/W	0
2	Factory Setting	Reserved	R/W	0
1	LED Mode	0 = Led mode 0 1 = Led mode 1 Mode 0, link up at 100/Full LEDx[2,1,0] = 0,0,0 100/Half LEDx[2,1,0] = 0,1,0 10/Full LEDx[2,1,0] = 0,0,1 10/Half LEDx[2,1,0]=0,1,1 Mode 1, link up at 100/Full LEDx[2,1,0] = 0,1,0 100/Half LEDx[2,1,0] = 0,1,1 10/Full LEDx[2,1,0] = 1,0,0 10/Half LEDx[2,1,0] = 1,0,0 10/Half LEDx[2,1,0] = 1,0,1 (0 = LED on, 1 = LED off)  LEDX_2: Mode 0 = Lnk/Act, Mode 1 = 100Lnk/Act LEDX_1: Mode 0 = Fulld/Col, Mode 1 = 10Lnk/Act	R/W	Pin SMRXD0 strap option. Pull-down(0): Enabled led mode 0. Pull-up(1): Enabled. Led mode 1. Note: SMRXDO has internal pull-down 0.
0	Decembed	LEDX_0: <b>Mode 0</b> = Speed, <b>Mode 1</b> = Fulld	DAM	0
U	Reserved	Reserved	R/W	0

Note 1: 148,800 frames/sec x 50 ms/interval × 1% = 74 frames/interval (approx.) = 0x4A

The following registers are used to enable features that are assigned on a per port basis. The register bit assignments are the same for all ports, but the address for each port is different, as indicated.

TABLE 4-3: PORT REGISTERS (REGISTERS 16 - 95)

Bit	Name	R/W	Description	Default		
Register 16 (0x10): Port 1 Control 0 Register 32 (0x20): Port 2 Control 0 Register 48 (0x30): Port 3 Control 0 Register 64 (0x40): Port 4 Control 0 Register 80 (0x50): Port 5 Control 0						
7	Broadcast Storm Protection Enable	R/W	1 = Enable broadcast storm protection for ingress packets on the port 0 = Disable broadcast storm protection	0		
6	DiffServ Priority Classi- fication Enable	R/W	1 = Enable DiffServ priority classification for ingress packets on the port 0 = Disable DiffServ function	0		
5	802.1p Priority Classification Enable	R/W	1 = Enable 802.1p priority classification for ingress packets on the port 0 = Disable 802.1p	0		
4	Port-based Priority Classification Enable	R/W	1 = Ingress packets on the port will be classified as high priority if "DiffServ" or "802.1p" classification is not enabled or fails to classify.  0 = Ingress packets on port will be classified as low priority if "DiffServ" or "802.1p" classification is not enabled or fails to classify.  Note: "DiffServ", "802.1p" and port priority can be enabled at the same time. The OR'ed result of 802.1p and DSCP overwrites the port priority.	0		
3	Reserved	R/W	Reserved	0		
2	Tag Insertion	R/W	1 = When packets are output on the port, the switch will add 802.1p/q tags to packets without 802.1p/q tags when received. The switch will not add tags to packets already tagged. The tag inserted is the ingress port's "port VID".  0 = Disable tag insertion	0		
1	Tag Removal	R/W	1 = When packets are output on the port, the switch will remove 802.1p/q tags from packets with 802.1p/q tags when received. The switch will not modify packets received without tags. 0 = Disable tag removal	0		
0	Priority Enable	R/W	<ul> <li>1 = The port output queue is split into high and low priority queues.</li> <li>0 = Single output queue on the port. There is no priority differentiation even though packets are classified into high or low priority.</li> </ul>	0		

TABLE 4-3: PORT REGISTERS (REGISTERS 16 - 95) (CONTINUED)

Bit	Name	R/W	Description	Default			
Register 17 (0x11): Port 1 Control 1 Register 33 (0x21): Port 2 Control 1 Register 49 (0x31): Port 3 Control 1 Register 65 (0x41): Port 4 Control 1 Register 81 (0x51): Port 5 Control 1							
7	Sniffer Port	R/W	1 = Port is designated as sniffer port and will transmit packets that are monitored. 0 = Port is a normal port	0			
6	Receive Sniff	R/W	1 = All packets received on the port will be marked as "monitored packets" and forwarded to the designated "sniffer port" 0 = No receive monitoring	0			
5	Transmit Sniff	R/W	1 = All packets transmitted on the port will be marked as "monitored packets" and forwarded to the designated "sniffer port" 0 = No transmit monitoring	0			
4-0	Port VLAN Membership	R/W	Define the port's Port VLAN membership. Bit 4 stands for port 5, bit 3 for port 4bit 0 for port 1. The port can only communicate within the membership. A '1' includes a port in the membership, a '0' excludes a port from membership.	0x1f			
Register Register Register	18 (0x12): Port 1 Contro 34 (0x22): Port 2 Contro 50 (0x32): Port 3 Contro 66 (0x42): Port 4 Contro 82 (0x52): Port 5 Contro Reserved	2   2   2	Reserved	0			
6	Reserved	R/W	Reserved	0			
5	Discard Non-PVID Packets	R/W	The switch will discard packets whose VID does not match ingress port default VID.     No packets will be discarded	0			
4	Force Flow Control	R/W	1, will always enable Rx and Tx flow control on the port, regardless of AN result. 0, the flow control is enabled based on AN result.  Note: Setting a port for both half-duplex and forced flow control is an illegal configuration. For half-duplex enable back pressure.	O For port 4 only, there is a special configuration pin to set the default, Pin PCOL strap option. Pulldown (0): No force flow control. Pullup (1): Force flow control. Note: PCOL has internal pull-down.			

TABLE 4-3: PORT REGISTERS (REGISTERS 16 - 95) (CONTINUED)

Bit	Name	R/W	Description	Default
3	Back Pressure Enable	R/W	1 = Enable port's half-duplex back pressure 0 = Disable port's half-duplex back pressure	Pin PMRXD2 strap option. Pull-down (0): disable back pressure. Pull-up(1): enable back pressure. <b>Note:</b> PMRXD2 has internal pull- down.
2	Transmit Enable	R/W	1 = Enable packet transmission on the port 0 = Disable packet transmission on the port	1
1	Receive Enable	R/W	1 = Enable packet reception on the port 0 = Disable packet reception on the port	1
0	Learning Disable	R/W	1 = Disable switch address learning capability 0 = Enable switch address learning	0
Register Register Register 7-0	35 (0x23): Port 2 Contro 51 (0x33): Port 3 Contro 67 (0x43): Port 4 Contro 83 (0x53): Port 5 Contro Default Tag [15:8]	I 3 I 3 I 3	Port's default tag, containing 7-5 = User priority bits 4 = CFI bit 3-0 = VID[11:8]	0
Register Register Register	20 (0x14): Port 1 Contro 36 (0x24): Port 2 Contro 52 (0x34): Port 3 Contro 68 (0x44): Port 4 Contro 84 (0x54): Port 5 Contro	4   4   4	Default mont d'a ten comtaininn	
7-0	Default Tag [7:0]	R/W	Default port 1's tag, containing: 7-0: VID[7:0]	1
Associate Default V	ed with the ingress untagged ID for the ingress untagge	ed packets d or null-V	ponding to other ports) serve two purposes: s, and used for egress tagging. ID-tagged packets, and used for address lookup.	
Register Register Register	21 (0x15): Port 1 Contro 37 (0x25): Port 2 Contro 53 (0x35): Port 3 Contro 69 (0x45): Port 4 Contro 85 (0x55): Port 5 Contro	5   5   5		
7-0	Transmit High Priority Rate Control [7:0]	R/W	This register along with port control 7, bits [3:0] form a 12-bits field to determine how many "32 Kbps" high priority blocks can be transmitted in a unit of 4 Kbytes in a one second period).	0

TABLE 4-3: PORT REGISTERS (REGISTERS 16 - 95) (CONTINUED)

Bit	Name	R/W	Description	Default
Register Register Register	22 (0x16): Port 1 Contro 38 (0x26): Port 2 Contro 54 (0x36): Port 3 Contro 70 (0x46): Port 4 Contro 86 (0x56): Port 5 Contro	l 6 l 6 l 6		
7-0	Transmit Low Priority Rate Control [7:0]	R/W	This register along with port control 7, bits [7:4] form a 12-bit field to determine how many "32 Kbps" low priority blocks can be transmitted in a unit of 4 Kbytes in a one second period).	0
Register Register Register	23 (0x17): Port 1 Contro 39 (0x27): Port 2 Contro 55 (0x37): Port 3 Contro 71 (0x47): Port 4 Contro 87 (0x57): Port 5 Contro	l 7 l 7 l 7		
7-4	Transmit Low Priority Rate Control [11:8]	R/W	These bits along with port control 6, bits [7:0] form a 12-bits field to determine how many "32 Kbps" low priority blocks can be transmitted in a unit of 4 Kbytes in a one second period).	0
3-0	Transmit High Priority Rate Control [11:8]	R/W	These bits along with port control 5, bits [7:0] form a 12-bits field to determine how many "32 Kbps" high priority blocks can be transmitted (in a unit of 4 Kbytes in a one second period).	0
Register Register	40 (0x28): Port 2 Contro 56 (0x38): Port 3 Contro 72 (0x48): Port 4 Contro 88 (0x58): Port 5 Contro	l 8 l 8		
7-0	Receive High Priority Rate Control [7:0]	R/W	This register along with port control 10, bits [3:0] form a 12-bits field to determine how many "32 Kbps" high priority blocks can be received in a unit of 4 Kbytes in a one second period).	0
Register Register Register	25 (0x19): Port 1 Contro 41 (0x29): Port 2 Contro 57 (0x39): Port 3 Contro 73 (0x49): Port 4 Contro 89 (0x59): Port 5 Contro	l 9 l 9 l 9		
7-0	Receive Low Priority Rate Control [7:0]	R/W	This register along with port control 10, bits [7:4] form a 12-bits field to determine how many "32 Kbps" low priority blocks can be received (in a unit of 4 Kbytes in a one second period).	0
Register Register Register	26 (0x1A): Port 1 Contro 42 (0x2A): Port 2 Contro 58 (0x3A): Port 3 Contro 74 (0x4A): Port 4 Contro 90 (0x5A): Port 5 Contro	ol 10 ol 10 ol 10		
7-4	Receive Low Priority Rate Control [11:8]	R/W	These bits along with port control 9, bits [7:0] form a 12-bits field to determine how many "32 Kbps" low priority blocks can be received (in a unit of 4 Kbytes in a one second period).	0
	· ·		These bits along with port control 8, bits [7:0] form a	

TABLE 4-3: PORT REGISTERS (REGISTERS 16 - 95) (CONTINUED)

Bit	Name	R/W	Description	Default			
Register Register Register	Register 27 (0x1B): Port 1 Control 11 Register 43 (0x2B): Port 2 Control 11 Register 59 (0x3B): Port 3 Control 11 Register 75 (0x4B): Port 4 Control 11 Register 91 (0x5B): Port 5 Control 11						
7	Receive Differential Priority Rate Control	R/W	1 = If bit 6 is also '1' this will enable receive rate control for this port on low priority packets at the low priority rate. If bit 5 is also '1', this will enable receive rate control on high priority packets at the high priority rate.  0 = Receive rate control will be based on the low priority rate for all packets on this port.	0			
6	Low Priority Receive Rate Control Enable	R/W	1 = Enable port's low priority receive rate control feature 0 = Disable port's low priority receive rate control	0			
5	High Priority Receive Rate Control Enable	R/W	1 = If bit 7 is also '1' this will enable the port's high priority receive rate control feature. If bit 7 is a '0' and bit 6 is a '1', all receive packets on this port will be rate controlled at the low priority rate.  0 = Disable port's high priority receive rate control feature	0			
4	Low Priority Receive Rate Flow Control Enable	R/W	<ul> <li>1 = Flow control may be asserted if the port's low priority receive rate is exceeded.</li> <li>0 = Flow control is not asserted if the port's low priority receive rate is exceeded.</li> </ul>	0			
3	High Priority Receive Rate Flow Control Enable	R/W	1 = Flow control may be asserted if the port's high priority receive rate is exceeded. (To use this, differential receive rate control must be on.) 0 = Flow control is not asserted if the port's high priority receive rate is exceeded.	0			
2	Transmit Differential Priority Rate Control	R/W	1 = Will do transmit rate control on both high and low priority packets based on the rate counters defined by the high and low priority packets respectively. 0 = Will do transmit rate control on any packets. The rate counters defined in low priority will be used.	0			
1	Low Priority Transmit Rate Control Enable	R/W	1 = Enable the port's low priority transmit rate control feature 0 = Disable the port's low priority transmit rate control feature	0			
0	High Priority Transmit Rate Control Enable	R/W	1 = Enable the port's high priority transmit rate control feature 0 = Disable the port's high priority transmit rate control feature	0			

TABLE 4-3: PORT REGISTERS (REGISTERS 16 - 95) (CONTINUED)

Bit	Name	R/W	Description	Default				
Register Register Register	Register 28 (0x1C): Port 1 Control 12 Register 44 (0x2C): Port 2 Control 12 Register 60 (0x3C): Port 3 Control 12 Register 76 (0x4C): Port 4 Control 12 Register 92 (0x5C): Port 5 Control 12							
7	Disable Auto Negotia- tion	R/W	1 = Disable auto-negotiation, speed and duplex are decided by bit 6 and 5 of the same register. 0 = Auto-negotiation is on.	0				
6	Force Speed	R/W	1 = Forced 100BT if AN is disabled (bit 7) 0 = Forced 10BT if AN is disabled (bit 7)	1				
5	Force Duplex	R/W	1 = Forced full-duplex if (1) AN is disabled or (2) AN is enabled but failed. 0 = Forced half-duplex if (1) AN is disabled or (2) AN is enabled but failed.	O For port 4 only, there is a special configure pin to set the default pin PCRS strap option. Pull-down (0): Force half- duplex. Pull- up (1): Force full-duplex. Note: PCRS has internal pull down.				
4	Advertise Flow Control Capability	R/W	1 = Advertise flow control (pause) capability 0 = Suppress flow control (pause) capability from transmission to link partner	1				
3	Advertise 100BT Full- Duplex Capability	R/W	1 = Advertise 100BT full-duplex capability 0 = Suppress 100BT full-duplex capability from transmission to link partner	1				
2	Advertise 100BT Half- Duplex Capability	R/W	1 = Advertise 100BT half-duplex capability 0 = Suppress 100BT half-duplex capability from trans- mission to link partner	1				
1	Advertise 10BT Full- Duplex Capability	R/W	1 = Advertise 10BT full-duplex capability 0 = Suppress 10BT full-duplex capability from trans- mission to link partner	1				
0	Advertise 10BT Half- Duplex Capability	R/W	1 = Advertise 10BT half-duplex capability 0 = Suppress 10BT half-duplex capability from trans- mission to link partner	1				

**Note:** Port Control 12 and 13, and Port Status 0 contents can be accessed by MIIM (MDC/MDIO) interface via the standard MIIM register definition.

TABLE 4-3: PORT REGISTERS (REGISTERS 16 - 95) (CONTINUED)

Bit	Name	R/W	Description	Default				
Register Register Register	Register 29 (0x1D): Port 1 Control 13 Register 45 (0x2D): Port 2 Control 13 Register 61 (0x3D): Port 3 Control 13 Register 77 (0x4D): Port 4 Control 13 Register 93 (0x5D): Port 5 Control 13							
7	LED Off	R/W	1 = Turn off all port's LEDs (LEDx_2, LEDx_1, LEDx_0, where "x" is the port number). These pins will be driven high if this bit is set to one.  0 = Normal operation	0				
6	Txdis	R/W	1 = Disable the port's transmitter 0 = Normal operation	0				
5	Restart AN	R/W	1 = Restart auto-negotiation 0 = Normal operation	0				
4	Disable Far-End Fault	R/W	1 = Disable far-end fault detection and pattern trans- mission.     0 = Enable far-end fault detection and pattern trans- mission	0				
3	Power Down	R/W	1 = Power down 0 = Normal operation	0				
2	Disable Auto MDI/MDI- X	R/W	1 = Disable auto MDI/MDI-X function 0 = Enable auto MDI/MDI-X function	0				
1	Force MDI-X	R/W	1 = if auto MDI/MDI-X is disabled, force PHY into MDI mode. 0 = MDIX mode.	0				
0	MAC Loopback	R/W	1 = Perform MAC loopback 0 = Normal operation	0				
Register Register Register	30 (0x1E): Port 1 Status 46 (0x2E): Port 2 Status 62 (0x3E): Port 3 Status 78 (0x4E): Port 4 Status 94 (0x5E): Port 5 Status	0 0 0						
7	MDI-X Status	RO	1 = MDI-X 0 = MDI	0				
6	AN Done	RO	1 = Auto-negotiation completed 0 = Auto-negotiation not completed	0				
5	Link Good	RO	1 = Link good 0 = Link not good	0				
4	Partner Flow Control Capability	RO	1 = Link partner flow control (pause) capable 0 = Link partner not flow control (pause) capable	0				
3	Partner 100BT Full- Duplex Capability	RO	1 = Link partner 100BT full-duplex capable 0 = Link partner not 100BT full-duplex capable	0				
2	Partner 100BT Half- Duplex Capability	RO	1 = Link partner 100BT half-duplex capable 0 = Link partner not 100BT half-duplex capable	0				
1	Partner 10BT Full- Duplex Capability	RO	1 = Link partner 10BT full-duplex capable 0 = Link partner not 10BT full-duplex capable	0				
0	Partner 10BT Half- Duplex Capability	RO	1 = Link partner 10BT half-duplex capable 0 = Link partner not 10BT half-duplex capable	0				

TABLE 4-3: PORT REGISTERS (REGISTERS 16 - 95) (CONTINUED)

Bit	Name	R/W	Description	Default				
Register Register Register	Register 31 (0x1F): Port 1 Control 14 Register 47 (0x2F): Port 2 Control 14 Register 63 (0x3F): Port 3 Control 14 Register 79 (0x4F): Port 4 Control 14 Register 95 (0x5F): Port 5 Control 14							
7	PHY Loopback	R/W	1 = Perform PHY loopback, i.e. loopback MAC's Tx back to Rx 0 = Normal operation	0				
6	Remote Loopback	R/W	1 = Perform remote loopback, i.e. loopback PHY's Rx back to Tx. 0 = Normal operation	0				
5	PHY Isolate	R/W	1 = Electrical isolation of PHY from MII and TX+/TX- 0 = Normal operation	0				
4	Soft Reset	R/W	1 = PHY soft reset 0 = Normal operation	0				
3	Force Link	R/W	1 = Force link in the PHY 0 = Normal operation	0				
2-1	Reserved	RO	N/A	0				
0	Far-End Fault	RO	1 = Far-end fault status detected 0 = No far-end fault status detected	0				

# 4.2 Advanced Control Registers (Registers 96-109)

The IPv4 Type of Service (TOS) Priority Control Registers implement a fully decoded, 64-bit Differentiated Services Code Point (DSCP) register set that is used to determine priority from the 6-bit TOS field in the IP header. The most significant 6 bits of the TOS field are fully decoded into 64 possibilities, and the singular code that results is compared against the corresponding bits in the DSCP register to determine the priority. If the register bit is a 1, the priority is high; if it is a 0, the priority is low.

TABLE 4-4: ADVANCED CONTROL REGISTERS (REGISTERS 96-109)

Bit	Name	Mode	Description	Default				
Register 96 (0x60): TOS Priority Control Register 0								
7-0	DSCP[63:56]	R/W	_	0000_0000				
Register 97 (0x61): TOS Priority Control Register 1								
7-0	DSCP[55:48]	R/W	_	0000_0000				
Register 98 (0x62): TOS Priority Control Register 2								
7-0	DSCP[47:40]	R/W	_	0000_0000				
Register	99 (0x63): TOS Priorit	y Control	Register 3					
7-0	DSCP[39:32]	R/W	_	0000_0000				
Register 100 (0x64): TOS Priority Control Register 4								
7-0	DSCP[31:24]	R/W	_	0000_0000				
Register 101 (0x65): TOS Priority Control Register 5								
7-0	DSCP[23:16]	R/W	_	0000_0000				
Register 102 (0x66): TOS Priority Control Register 6								
7-0	DSCP[15:8]	R/W	_	0000_0000				
Register	103 (0x67): TOS Prior	ity Contro	I Register 7					
7-0	DSCP[7:0]	R/W	_	0000_0000				
Registers 104 to 109 define the switching engine's MAC address. This 48-bit address is used as the SA in MAC pause control frames.								
Register	104 (0x68): MAC Addr	ess Regis	eter 0					
7-0	MACA[47:40]	R/W	_	0x00				
Register	105 (0x69): MAC Addr	ess Regis	ter 1					
7-0	MACA[39:32]	R/W	_	0x10				
Register 106 (0x6A): MAC Address Register 2								
7-0	MACA[31:24]	R/W	_	0xA1				
Register 107 (0x6B): MAC Address Register 3								
7-0	MACA[23:16]	R/W	_	0xff				
Register 108 (0x6C): MAC Address Register 4								
7-0	MACA[15:8]	R/W	_	0xff				
Register 109 (0x6D): MAC Address Register 5								
7-0	MACA[7:0]	R/W	_	0xff				

# 4.3 MIIM Registers

The "PHYAD" defined by IEEE is assigned as "0x1" for port 1, "0x2" for port 2, "0x3" for port 3, "0x4" for port 4, "0x5" for port 5. The "REGAD" supported are 0,1,2,3,4,5.

TABLE 4-5: REGISTER DESCRIPTIONS

Address	Name	Mode	Description	Default					
Register 0: MII Control									
15	Soft Reset	RO	1 = PHY soft reset 0 = Normal operation	0					
14	Loopback	W	1 = Loopback mode (loop back at MAC) 0 = Normal operation	0					
13	Force 100	R/W	1 = 100 Mbps 0 = 10 Mbps	1					
12	AN Enable	R/W	1 = Auto-negotiation enabled 0 = Auto-negotiation disabled	1					
11	Power Down	R/W	1 = Power down 0 = Normal operation	0					
10	Isolate	RO	Not Supported	0					
9	Restart AN	R/W	1 = Restart auto-negotiation 0 = Normal operation	0					
8	Force Full-Duplex	R/W	1 = Full-duplex 0 = Half-duplex	0					
7	Collision Test	RO	Not Supported	0					
6	Reserved	RO	_	0					
5	Reserved	RO	_	0					
4	Force MDI	R/W	1 = Force MDI 0 = Normal operation	0					
3	Disable MDIX	R/W	1 = Disable auto MDI-X 0 = Normal operation	0					
2	Disable Far-End Fault	R/W	<ul><li>1 = Disable far-end fault detection</li><li>0 = Normal operation</li></ul>	0					
1	Disable Transmit	R/W	1 = Disable transmit 0 = Normal operation	0					
0	Disable LED	R/W	1 = Disable LED 0 = Normal operation	0					
Register 1: I	VIII Status								
15	T4 Capable	RO	0 = Not 100BASE-T4 capable	0					
14	100 Full Capable	RO	1 = 100BASE-TX full-duplex capable 0 = Not capable of 100BASE-TX full-duplex	1					
13	100 Half Capable	RO	1 = 100BASE-TX half-duplex capable 0 = Not 100BASE-TX half-duplex capable	1					
12	10 Full Capable	RO	1 = 10BASE-T full-duplex capable 0 = Not 10BASE-T full-duplex capable	1					
11	10 Half Capable	RO	1 = 10BASE-T half-duplex capable 0 = Not 10BASE-T half-duplex capable	1					
10-7	Reserved	RO		0					
6	Preamble suppressed	RO	Not Supported	0					
5	AN Complete	RO	1 = Auto-negotiation complete 0 = Auto-negotiation not completed	0					
4	Far-End Fault	RO	1 = Far-end fault detected 0 = No far-end fault detected	0					

TABLE 4-5: REGISTER DESCRIPTIONS (CONTINUED)

IABLE 4 0.	INEGIOTER DEGGI		(00:11:11025)	
Address	Name	Mode	Description	Default
3	AN Capable	RO	1 = Auto-negotiation capable 0 = Not auto-negotiation capable	1
2	Link Status	RO	1 = Link is up 0 = Link is down	0
1	Jabber Test	RO	Not Supported	0
0	Extended Capable	RO	0 = Not extended register capable	0
Register 2: I	PHYID High			
15-0	PHYID High	RO	High order PHYID bits	0x0022
Register 3: I	PHYID Low			
15-0	PHYID Low	RO	Low order PHYID bits	0x1450
Register 4: /	Advertisement Ability			
15	Next Page	RO	Not Supported	0
14	Reserved	RO	_	0
13	Remote Fault	RO	Not Supported	0
12-11	Reserved	RO	_	0
10	Pause	R/W	1 = Advertise pause ability 0 = Do not advertise pause ability	1
9	Reserved	R/W	_	0
8	Adv 100 Full	R/W	1 = Advertise 100 full-duplex ability 0 = Do not advertise 100 full-duplex ability	1
7	Adv 100 Half	R/W	1 = Advertise 100 half-duplex ability 0 = Do not advertise 100 half-duplex ability	1
6	Adv 10 Full	R/W	1 = Advertise 10 full-duplex ability 0 = Do not advertise 10 full-duplex ability	1
5	Adv 10 Half	R/W	1 = Advertise 10 half-duplex ability 0 = Do not advertise 10 half-duplex ability	1
4-0	Selector Field	RO	802.3	00001
Register 5: I	Link Partner Ability			
15	Next Page	RO	Not Supported	0
14	LP ACK	RO	Not Supported	0
13	Remote Fault	RO	Not Supported	0
12-11	Reserved	RO	_	0
10	Pause	RO	Link partner pause capability	0
9	Reserved	RO	_	0
8	Adv 100 Full	RO	Link partner 100 full-duplex capability	0
7	Adv 100 Half	RO	Link partner 100 half-duplex capability	0
6	Adv 10 Full	RO	Link partner 10 full-duplex capability	0
5	Adv 10 Half	RO	Link partner 10 half-duplex capability	0
4-0	Reserved	RO	_	00000

## 5.0 OPERATIONAL CHARACTERISTICS

## 5.1 Absolute Maximum Ratings\*

Supply Voltage	
(V <sub>DDAR</sub> , V <sub>DDAP</sub> , V <sub>DDC</sub> )	
(V <sub>DDAT</sub> , V <sub>DDIO</sub> )	
Input Voltage (All inputs)	
Output Voltage (All outputs)	
Lead Temperature (soldering, 10s)	+270°C
Storage Temperature (T <sub>S</sub> )	55°C to +150°C

<sup>\*</sup>Exceeding the absolute maximum rating may damage the device. Stresses greater than the absolute maximum rating may cause permanent damage to the device. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

## 5.2 Operating Ratings\*\*

Supply Voltage

(V <sub>DDAR</sub> , V <sub>DDAP</sub> , V <sub>DDC</sub> )	+1.7V to +1.9V
(V <sub>DDAT</sub> )	+3.15V to +3.45V or +2.4V to +2.6V
(V <sub>DDIO</sub> )	+3.15V to +3.45V
Ambient Operating Temperature (T <sub>A</sub> )	
Commercial	0°C to +70°C
Package Thermal Resistance (Note 1)	
PQFP $(\theta_{JA})$ No air flow	42.91°C/W
PQFP $(\theta_{JC})$ No air flow	19.6°C/W

<sup>\*\*</sup>The device is not guaranteed to function outside its operating ratings. Unused inputs must always be tied to an appropriate logic voltage level (ground to V<sub>DD</sub>).

**Note 1:** No heat spreader in package. The thermal junction to ambient  $(\theta_{JA})$  and the thermal junction to case  $(\theta_{JC})$  are under air velocity 0m/s.

## 6.0 ELECTRICAL CHARACTERISTICS Note 1, Note 2

TABLE 6-1: ELECTRICAL CHARACTERISTICS

Parameters	Symbol	Min.	Тур.	Max.	Units	Condition		
100BASE-TX Operation (All Ports @ 100% l			-71-					
100BASE-TX (Transmitter)	I <sub>DX</sub>	_	20	28	mA	$V_{DDAT}$		
100BASE-TX (Digital Core/PLL+ Analog Rx)	I <sub>DDC</sub>	_	157	230	mA	V <sub>DDC</sub> , V <sub>DDAP</sub> , V <sub>DDAR</sub>		
100BASE-TX (Digital IO)	I <sub>DDIO</sub>	_	17	30	mA	V <sub>DDIO</sub>		
10BASE-TX Operation (All Ports 100% Utiliz				- 00	1	סוטט		
10BASE-T (Transmitter)	I <sub>DX</sub>	_	15	25	mA	$V_{DDAT}$		
10BASE-T (Digital Core + Analog Rx)	I <sub>DDC</sub>	_	102	180	mA	V <sub>DDC</sub> , V <sub>DDAP</sub>		
10BASE-T (Digital IO)	I <sub>DDIO</sub>	_	6	15	mA	V <sub>DDIO</sub>		
Auto-Negotiation Mode	-DDIO				1	- DDIO		
10BASE-T (Transmitter)	I <sub>DX</sub>	_	25	40	mA	$V_{DDAT}$		
10BASE-T (Digital Core + Analog Rx)	I <sub>DDC</sub>	_	108	180	mA	V <sub>DDC</sub> , V <sub>DDAP</sub>		
10BASE-T (Digital IO)	I <sub>DDIO</sub>	_	17	20	mA	V <sub>DDIO</sub>		
TTL Inputs	-DDIO	l .			1	1 000		
Input High Voltage	V <sub>IH</sub>	+2.0	_	_	V	_		
Input Low Voltage	V <sub>IL</sub>	_	_	+0.8	V	_		
Input Current (Excluding Pull-up/Pull-down)	I <sub>IN</sub>	-10	_	10	μA	V <sub>IN</sub> = GND ~ V <sub>DDIO</sub>		
TTL Outputs						IIV DBIO		
Output High Voltage	V <sub>OH</sub>	+2.4	_	_	V	I <sub>OH</sub> = -8 mA		
Output Low Voltage	V <sub>OL</sub>	_	_	+0.4	V	I <sub>OL</sub> = 8 mA		
Output Tri-State Leakage	I <sub>OZ</sub>	_	_	10	μA	V <sub>IN</sub> = GND ~ V <sub>DDIO</sub>		
100BASE-TX Transmit (measured differenti		transfo	rmer)					
Peak Differential Output Voltage	V <sub>O</sub>	0.95	_	1.05	V	100Ω termination on the differential output.		
Output Voltage Imbalance	V <sub>IMB</sub>	_	_	2	%	100Ω termination on the differential output.		
Rise/Fall Time	+ /+	3	_	5	ns	_		
Rise/Fall Time Imbalance	t <sub>r</sub> /t <sub>f</sub>	0	_	0.5	ns	_		
Duty Cycle Distortion	_	_	_	±0.5	ns	_		
Overshoot	_	_	_	5	%	_		
Reference Voltage of I <sub>SET</sub>	V <sub>SET</sub>	_	0.5	_	V	_		
Output Jitter	_	_	0.7	1.4	ns	Peak-to-peak		
10BASE-T Receive		_						
Squelch Threshold	$V_{SQ}$	_	400	_	mV	5 MHz square wave		
10BASE-T Transmit (measured differentially after 1:1 transformer)								
Peak Differential Output Voltage	$V_P$		2.3	_	V	100Ω termination on the differential output		
Jitter Added	_	_	_	±3.5	ns	100Ω termination on the differential output		
Rise/Fall Time	t <sub>r</sub> /t <sub>f</sub>	_	28	_	ns	_		

**Note 1:** Specification for packaged product only. A single port's transformer consumes an additional about 40 mA for 100Base-TX and 59 mA for 10Base-T.

**<sup>2:</sup>** Measurements were taken with operating ratings.

## 7.0 TIMING SPECIFICATIONS

## 7.1 **EEPROM Timing**

FIGURE 7-1: EEPROM INTERFACE INPUT TIMING DIAGRAM




FIGURE 7-2: EEPROM INTERFACE OUTPUT TIMING DIAGRAM




TABLE 7-1: EEPROM TIMING PARAMETERS

Symbol	Parameter	Min.	Тур.	Max.	Units
t <sub>cyc1</sub>	Clock cycle	_	16384	_	ns
$t_{s1}$	Setup time	20	_	_	ns
t <sub>h1</sub>	Hold time	20	_		ns
t <sub>ov1</sub>	Output valid	4096	4112	4128	ns

## 7.2 SNI Timing

FIGURE 7-3: SNI INPUT TIMING





FIGURE 7-4: SNI OUTPUT TIMING



**TABLE 7-2: SNI TIMING PARAMETERS** 

Parameter	Description	Min.	Тур.	Max.	Units
t <sub>cyc2</sub>	Clock cycle	_	100	_	ns
$t_{s2}$	Setup time	10	_	_	ns
t <sub>h2</sub>	Hold time	0		_	ns
t <sub>ov2</sub>	Output valid	0	3	6	ns

# 7.3 MII Received Timing

FIGURE 7-5: MII RECEIVED TIMING – FOR 100BASE-T




TABLE 7-3: MII RECEIVED TIMING PARAMETERS

Parameter	Description	Min.	Тур.	Max.	Units
t <sub>P</sub>	RXC period	_	40	_	ns
t <sub>WL</sub>	RXC pulse width	20	_	_	ns
t <sub>WH</sub>	RXC pulse width	20	_	_	ns
t <sub>SU</sub>	RXD [3:0], RXDV set-up to rising edge of RXC	_	20	_	ns
t <sub>HD</sub>	RXD [3:0], RXDV hold from rising edge of RXC	_	20	_	ns
t <sub>RLAT</sub>	CRS to RXD latency, 4B or 5B aligned	_	60	_	ns

## 7.4 MII Transmitted Timing

FIGURE 7-6: MII TRANSMITTED TIMING – FOR 100BASE-T




TABLE 7-4: MII TRANSMITTED TIMING PARAMETERS

Parameter	Description	Min.	Тур.	Max.	Units
t <sub>SU1</sub>	TXD [3:0] set-up to TXC high	10	_	_	ns
t <sub>SU2</sub>	TXEN set-up to TXC high	10	_	_	ns
t <sub>HD1</sub>	TXD [3:0] hold after TXC high	0	_	_	ns
t <sub>HD2</sub>	TXER hold after TXC high	0	_	_	ns
t <sub>CRS1</sub>	TXEN high to CRS asserted latency	0	40	_	ns
t <sub>CRS2</sub>	TXEN low to CRS de-asserted latency	_	40	_	ns

## 7.5 Reset Timing

FIGURE 7-7: RESET TIMING




TABLE 7-5: RESET TIMING PARAMETERS

Parameter	Description	Min.	Тур.	Max.	Units
t <sub>SR</sub>	Stable supply voltages to reset high	10	_	_	ms
t <sub>CS</sub>	Configuration set-up time	50	_	_	ns
t <sub>CH</sub>	Configuration hold time	50	_	_	ns
t <sub>RC</sub>	Reset to strap-in pin output	50	_	_	ns

## 8.0 RESET CIRCUIT

Microchip recommends the following discrete reset circuit as shown in Table 8-1 when powering up the KS8895XA device. For the application where the reset circuit signal comes from another device (e.g., CPU, FPGA, etc), we recommend the reset circuit as shown in Table 8-2.

FIGURE 8-1: RECOMMENDED RESET CIRCUIT





FIGURE 8-2: RECOMMENDED CIRCUIT FOR INTERFACING WITH CPU/FPGA RESET



At power-on-reset, R, C, and D1 provide the necessary ramp rise time to reset the device. The reset out from CPU/FPGA provides warm reset after power up. It is also recommended to power up the VDD core voltage earlier than VDDIO voltage. At worst case, the both VDD core and VDDIO voltages should come up at the same time.

## 9.0 SELECTION OF ISOLATION TRANSFORMER Note 1

One simple 1:1 isolation transformer is needed at the line interface. An isolation transformer with integrated common-mode choke is recommended for exceeding FCC requirements. The following table gives recommended transformer characteristics.

Table 9-1 lists recommended transformer characteristics.

TABLE 9-1: TRANSFORMER SELECTION CRITERIA

Parameter	Value	Test Conditions
Turns Ratio	1 CT : 1 CT	_
Open-Circuit Inductance (min.)	350 μH	100 mV, 100 kHz, 8 mA
Leakage Inductance (max.)	0.4 µH	1 MHz (min.)
Interwinding Capacitance (max.)	12 pF	_
D.C. Resistance (max.)	0.9Ω	_
Insertion Loss (max.)	1.0 dB	0 MHz to 65 MHz
HIPOT (min.)	1500 V <sub>RMS</sub>	_

**Note 1:** The IEEE 802.3u standard for 100BASE-TX assumes a transformer loss of 0.5 dB. For the transmit line transformer, insertion loss of up to 1.3 dB can be compensated by increasing the line drive current by means of reducing the ISET resistor value.

TABLE 9-2: QUALIFIED MAGNETICS LIST

4-Port In	4-Port Integrated		Number of	Sing	le-Port	Auto MDIV	Number of
Vendor	Part	Auto MDIX	Ports	Vendor Part		Auto MDIX	Ports
Pulse	H1164	Yes	4	Pulse	H1102	Yes	1
Bel Fuse	558-5999-Q9	Yes	4	Bel Fuse	S558-5999-U7	Yes	1
YCL	PH406466	Yes	4	YCL	PT163020	Yes	1
Transpower	HB826-2	Yes	4	Transpower	HB726	Yes	1
Delta	LF8731	Yes	4	Delta	LF8505	Yes	1
LanKom	SQ-H48W	Yes	4	LanKom	LF-H41S	Yes	1

Note: Table 9-2 shows the transformer vendors provide compatible magnetic parts for Microchip's device:

#### 10.0 PACKAGE OUTLINE

#### 10.1 **Package Marking Information**

#### 128-Lead PQFP\*

MICREL XXXXXXXX YYWWB4 XXXXYYWWNNN YYWWNNN

#### Example

MICREL KSZ8995XA 2018B4 M0002018608 2018608

XX...X Legend: Product code or customer-specific information Year code (last digit of calendar year) Υ ΥY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01') NNN Alphanumeric traceability code Pb-free JEDEC® designator for Matte Tin (Sn) (e3) This package is Pb-free. The Pb-free JEDEC designator (@3) can be found on the outer packaging for this package. •, ▲, ▼ Pin one index is identified by a dot, delta up, or delta down (triangle

mark).

In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.


Underbar (\_) and/or Overbar (¯) symbol may not be to scale.

## FIGURE 10-1: 128-LEAD PQFP 20 MM X 14 MM PACKAGE


#### TITLE

128 LEAD PQFP 14x20mm PACKAGE OUTLINE & RECOMMENDED LAND PATTERN

DRAWING # PQFP14x20-128LD-PL-1 UNIT MM [INCHES]




TOP VIEW Note 1,2,3



NOTES :

- DIMENSION D1 AND E1 D0 NOT INCLUDE MOLD PROTRUSION.
   ALLOWABLE PROTRUSION IS 0.25mm PER SIDE. DIMENSIONS D1
   AND E1 D0 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT
   DATUM PLANE ———
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION.
   ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN
   EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.
   DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE
   LEAD FOOT.
- 3. THE DIAGRAMS DO NOT REPRESNET THE ACTUAL PIN COUNT.
- 4. ALL UNITS IN mm. TOLERANCE +/- 0.05 IF NOT NOTED.




BOTTOM VIEW Note 1,2,3

SYMBOL	м	LLIMET	ER	INCH		
STMBUL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	_	_	3.40	_	_	0.134
A1	0.25	_	_	0.010	_	_
A2	2.50	2.72	2.90	0.098	0.107	0.114
D	23.20 BASIC			0.9	913 BA	SIC
D <sub>1</sub>	20	.00 BA	SIC	0.787 BASIC		
Ε	17	.20 BA	SIC	0.677 BASIC		
E1	14	14.00 BASIC			551 BA	SIC
R <sub>2</sub>	0.13	_	0.30	0.005	_	0.012
R <sub>1</sub>	0.13	_	_	0.005	_	_
θ	0.	_	7*	o,	_	7"
θ1	0,	_		0,		
θ <sub>2</sub> , θ <sub>3</sub>	15° REF				15° RE	F

SYMBOL	м	MILLIMETER			INCH		
STMBUL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
С	0.11	0.15	0.23	0.004	0.006	0.009	
L	0.73	0.88	1.03	0.029	0.035	0.041	
L <sub>1</sub>	1.	.60 RE	F	0.	.063 R	EF	
S	0.20	_	_	0.008	<b>—</b>	-	
b	0.170	0.200	0.270	0.007	0.008	0.011	
е	0.	.50 BS	c.	0.020 BSC			
D2	1	8.50		0.728			
E2	1:	2.50		0.492			
TO	ERANC	ES OF	FORM	AND F	OSITION	N	
aaa	0.20			0.20 0.008			
bbb	0.20			b 0.20 0.008			
ccc	0.08			0.003			
ddd	d 0.08 0.003						

COTROL DIMENSIONS ARE IN MILLIMETERS.



RECOMMENDED LAND PATTERN
Note 4

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

# **KSZ8995XA**

## APPENDIX A: DATA SHEET REVISION HISTORY

## TABLE A-1: REVISION HISTORY

Revision	Section/Figure/Entry	Correction
DS00003677A (10-30-2020)		Converted Micrel data sheet KSZ8995XA to Microchip DS00003677A. Minor text changes throughout.

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at <a href="www.microchip.com">www.microchip.com</a>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
  guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

#### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

#### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

## PRODUCT IDENTIFICATION SYSTEM

 $\label{thm:condition} \mbox{To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales of fice.}$ 

			Examples:
PART NO. Device	X X X X T Temperature Med Typ		a) KSZ8995XA 128-lead 20 mm x 14 mm PQFP Commercial Temperature Range 66/Tray
Device:	KSZ8995XA (in 128-lead 20 mm x 14 mn	n PQFP)	
Temperature:	          		
Media Type:	        		
L			7

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- · Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
  committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
  feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
  other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-7044-1

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



## Worldwide Sales and Service

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com
Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423

Fax: 972-818-7423 Fax: 972-818-2924 **Detroit** 

Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Tel: 281-894-5983
Indianapolis
Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523

Fax: 949-462-9608 Tel: 951-273-7800 Raleigh, NC

Tel: 919-844-7510 New York, NY

Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

**China - Chongqing** Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

**China - Nanjing** Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

**China - Shenyang** Tel: 86-24-2334-2829

**China - Shenzhen** Tel: 86-755-8864-2200

**China - Suzhou** Tel: 86-186-6233-1526

China - Wuhan

Tel: 86-27-5980-5300 China - Xian

Tel: 86-29-8833-7252 **China - Xiamen** Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

**Japan - Tokyo** Tel: 81-3-6880- 3770

**Korea - Daegu** Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

**Germany - Karlsruhe** Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

**Poland - Warsaw** Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820