


**KS54AHCT 192
KS74AHCT**
**Synchronous 4-Bit Up/Down
Decade Counters with Dual Clock**

T-45-23-09

FEATURES

- Look-ahead circuit enhances cascaded counters
- Fully synchronous in count modes
- Parallel asynchronous load for modulo-N count lengths
- Asynchronous clear
- Function, pin-out, speed and drive compatibility with 54/74ALS logic family
- Low power consumption characteristic of CMOS
- High-Drive-Current outputs:
 $I_{OL} = 8 \text{ mA} @ V_{OL} = 0.5\text{V}$
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industrial and military temperature ranges:
KS74AHCT: -40°C to $+85^{\circ}\text{C}$
KS54AHCT: -55°C to $+125^{\circ}\text{C}$
- Package options include plastic "small outline" packages, standard plastic and ceramic 300-mil DIPs

PIN CONFIGURATION**FUNCTION TABLE**

OPERATING MODE	INPUTS								OUTPUTS					
	CLR	LOAD	UP	DOWN	A	B	C	D	Q _A	Q _B	Q _c	Q _d	CO	BO
reset (clear)	H	X	X	L	X	X	X	X	L	L	L	L	H	L
	H	X	X	H	X	X	X	X	L	L	L	L	H	H
parallel load	L	L	X	L	L	L	L	L	L	L	L	L	H	L
	L	L	L	X	H	X	X	H	A	B	C	D	L	H
count up	L	H	↑	H	X	X	X	X	count up				H*	H
count down	L	H	H	↑	X	X	X	X	count down				H	H**

* CO=Up at terminal count up (HHHH)
** BO=Down at terminal count down (LLLL)
H = HIGH voltage level

L = LOW voltage level
X = don't care
↑ = LOW to HIGH clock transition




SAMSUNG SEMICONDUCTOR


KS54AHCT 192
KS74AHCTSynchronous 4-Bit Up/Down
Decade Counters with Dual Clock

T-45-23-09

LOGIC DIAGRAM



Typical load, count, and inhibit sequences



Sequence:

- (1) Load (preset) to BCD seven.
- (2) Count up to eight, nine(maximum) zero, one, and two.
- (3) Inhibit
- (4) Count down to one, zero (minimum), nine, eight, and seven

NOTE A: Clear overrides load data, and count inputs.

NOTE B: When count up, count-down input must be high; when counting down, countup input must be high.



SAMSUNG SEMICONDUCTOR

216

KS54AHCT 192
KS74AHCT**Synchronous 4-Bit Up/Down
Decade Counters with Dual Clock**

T-45-23-09

Absolute Maximum Ratings*

Supply Voltage Range V _{CC}	-0.5V to +7V
DC Input Diode Current, I _{IK} (V _I < -0.5V or V _I > V _{CC} + 0.5V)	±20 mA
DC Output Diode Current, I _{OK} (V _O < -0.5V or V _O > V _{CC} + 0.5V)	±20 mA
Continuous Output Current Per Pin, I _O (-0.5V < V _O < V _{CC} + 0.5V)	±35 mA
Continuous Current Through V _{CC} or GND pins	±125 mA
Storage Temperature Range, T _{STG}	-65°C to +150°C
Power Dissipation Per Package, P _D [†]	500 mW

* Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

[†] Power Dissipation temperature derating:
Plastic Package (N): -12mW/°C from 65°C to 85°C
Ceramic Package (J): -12mW/°C from 100°C to 125°C

Recommended Operating Conditions

Supply Voltage, V _{CC}	4.5V to 5.5V
DC Input & Output Voltages*, V _{IN} , V _{OUT}	0V to V _{CC}
Operating Temperature	

Range KS74AHCT: -40°C to +85°C
KS54AHCT: -55°C to +125°C

Input Rise & Fall Times, t_r, t_f Max 500 ns

* Unused inputs must always be tied to an appropriate logic voltage level (either V_{CC} or GND).

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10% Unless Otherwise Specified)

Characteristic	Symbol	Test Conditions	T _a = 25°C	KS74AHCT		KS54AHCT		Unit
			Typ	T _a = -40°C to +85°C	T _a = -55°C to +125°C	Guaranteed Limits	Unit	
Minimum High-Level Input Voltage	V _{IH}			2.0		2.0	2.0	V
Maximum Low-Level Input Voltage	V _{IL}			0.8		0.8	0.8	V
Minimum High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL} I _O =-20μA I _O =-4mA	V _{CC} 4.2	V _{CC} -0.1 3.98		V _{CC} -0.1 3.84	V _{CC} -0.1 3.7	V
Maximum Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL} I _O =20μA I _O =4mA I _O =8mA	0	0.1 0.26 0.39		0.1 0.33 0.5	0.1 0.4	V
Maximum Input Current	I _{IN}	V _{IN} =V _{CC} or GND		±0.1		±1.0	±1.0	μA
Maximum Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND I _{OUT} =0μA		8.0		80.0	160.0	μA
Additional Worst Case Supply Current	ΔI _{CC}	per input in V _I =2.4V other inputs: at V _{CC} or GND I _{OUT} =0μA		2.7		2.9	3.0	mA



SAMSUNG SEMICONDUCTOR

**KS54AHCT 192
KS74AHCT****Synchronous 4-Bit Up/Down
Decade Counters with Dual Clock**

T-45-23-09

AC ELECTRICAL CHARACTERISTICS (Input t_r , $t_f \leq 2$ ns), AHOT 192





Characteristic	Symbol	Conditions [†]	$T_a = 25^\circ\text{C}$	KS74AHCT		KS54AHCT		Unit
			$V_{CC} = 5.0\text{V}$	$T_a = -40^\circ\text{C}$ to $+85^\circ\text{C}$	$V_{CC} = 5.0\text{V} \pm 10\%$	$T_a = -55^\circ\text{C}$ to $+125^\circ\text{C}$	$V_{CC} = 5.0\text{V} \pm 10\%$	
Maximum Clock Frequency	f_{max}	$C_L = 50\text{pF}$	50	30		25		MHz
Propagation Delay, UP to \bar{CO}	t_{PLH}		11		18		22	ns
Propagation Delay, DOWN to any Q	t_{PHL}		11		18		22	ns
Propagation Delay, UP or DOWN to any Q	t_{PLH}		11		18		22	ns
Propagation Delay, \bar{LOAD} to any Q	t_{PHL}		11		19		23	ns
Propagation Delay, CLR to any Q	t_{PLH}		17		29		35	ns
Pulse Width	CLR High	t_w	6	10		15		ns
	\bar{LOAD} Low		10	17		20		
	UP or DOWN High or Low		10	17		20		
Setup Time	Data before $\bar{LOAD}\dagger$	t_{SU}	10	17		29		ns
	CLR Inactive before UP \dagger or DOWN \dagger		10	17		20		
	LOAD Inactive before UP \dagger or DOWN \dagger		10	17		20		
	UP high before DOWN \dagger		10	17		17		
	Down high before UP \dagger		8	15		15		
Hold Time	Data after $\bar{LOAD}\dagger$	t_h	-3	0		0		ns
	UP High after DOWN \dagger		-3	0		0		
	DOWN High after UP \dagger		3	8		6		
Input Capacitance	C_{IN}		5					pF
Power Dissipation Capacitance*	C_{PD}		80					pF

* C_{PD} determines the no-load dynamic power dissipation: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

† For AC switching test circuits and timing waveforms see section 2.



SAMSUNG SEMICONDUCTOR

PACKAGE DIMENSIONST-90-20**1. PLASTIC PACKAGES**

7







SAMSUNG SEMICONDUCTOR





1675

A-04

781

PACKAGE DIMENSIONS**T-90-20****SAMSUNG SEMICONDUCTOR****1676****A-05**

782

PACKAGE DIMENSIONST-90-20**2. CERAMIC PACKAGES****14-Pin Ceramic DIP Units: mm****16-Pin Ceramic DIP Units: mm****20-Pin Ceramic DIP Units: mm****24-Pin Ceramic DIP Units: mm**

7



SAMSUNG SEMICONDUCTOR

1677

A-06

783