

G

Α

0

K

10-Gbps GaAs Family High-Speed Optical Communications System

Ρ

R

0

D

U

C

Т

S

April 1999



CONTENTS

| 10-GHz GaAs Family | 1 |
|--------------------------------------|----|
| KGL4201 | |
| 10-GHz 8:1 Multiplexer | 3 |
| KGL4202 | |
| 10-GHz 1:8 Demultiplexer | 7 |
| GHDD4411 | |
| EX-OR Circuit | 11 |
| GHDD4414 | |
| Decision Circuit with Phase Detector | 15 |

10-GHz GaAs Family

High-Speed Optical Communications Systems

INTRODUCTION

Oki's 10-GHz logic devices are manufactured using a 0.2-µm, ion-implanted process, which is similar to Oki's familiar 0.5-µm telecommunications process. However, the 0.2-µm process uses a phase-shifting edge line (PEL) masking method for gate fabrication. Gold-based, three-level metal interconnections are used for high density and shorter wiring paths. Layers 1 and 2 are signal lines. Layer 3, which is formed by electroplating, is used for ground or power supply lines because of its lower resistance. An optional buried "p" channel structure is adopted for reducing short channel effects.

The following table shows the digital GaAs logic processes of the 10-GHz GaAs family.


GaAs Logic Processes

| | Basic Gate | | Gate Length | | Gate Delays | |
|-----------------------------|--------------|-----------------|-------------|----------|-------------|-----------------------------|
| Basic FET Process | Circuit | Photo Masking | (µm) | fT (GHz) | (ps) | Application |
| MESFET | DCFL or SBFL | I-line printing | 0.5 | 30 | 25 | < 2.4 Gbps standard cell |
| MESFET | DCFL or SBFL | PEL | < 0.2 | 60 | 9 | >12-Gbps hand-routed logic |
| Pseudomorphic-inverted HEMT | DCFL or SBFL | PEL | 0.2 | > 60 | 7 | > 20-Gbps low-density logic |
| Pseudomorphic BPMESFET | Analog | Deep UV | 0.2 | > 60 | - | Analog amplifier |

The key to operating reliably at 10 Gbps is logic circuitry that can easily manipulate data at over 13 Gbps. The higher frequency overhead is required to meet the different clock skews encountered when designing and routing 10-Gbps data management hardware.

The logic is either direct-coupled FET logic (DCFL) or source-coupled FET logic (SCFL). The low-drive disadvantage of DCFL can be improved by using super-buffer FET logic (SBFL). The basic speed of SBFL is slower than DCFL, but SBFL is faster with higher fanouts and longer metal runs. A designer selects the best performing logic for each logic element application. SBFLs used for clock distribution, output buffers, etc. Typical gate delays of 9 ps and power of 2 mW per gate are achieved. Register logic elements like D-flip flops are assembled using memory cell flip flops (MCFF) as shown in *Figure 1*. The operation speed of a MCFF, which is about twice that of a conventional 6 NOR-gate circuit, operates at very low power. To simplify device interconnections, AC-coupled clock and data input lines are created using the circuit shown in *Figure 2*.

- 10-Gbps operation: highest speed available
- ECL level logic swings: easy interface to other logic
- Inputs internally terminated: reduces noise and phase jitter
- 50- Ω I/Os: easy to interconnect hardware



Master/Slave Flip-Flop




Figure 1. Memory Cell Flip-Flops




Figure 2. AC-Coupled, Self-Biased Logic Input

Many 10-Gbps inputs are self-biased and $50-\Omega$ terminated, for capacitance coupling. The outputs are DC-coupled to drive $50-\Omega$ ground terminated lines.

DATA SHEETS

This document contains data sheets for the KGL4201, KGL4202, GHDD4411, and GHDD4414 10-Gbps GaAs High-Speed Optical Communication Systems.

Data sheets for other communication devices may be obtained from the Oki Semiconductor WEB site, www.okisemi.com or from the local sales office.

KGL4201

10-GHz 8:1 Multiplexer

GENERAL DESCRIPTION


Oki's KGL4201 is a 10-GHz 8:1 multiplexer designed to operate in 10-Gbps communication links. This circuit synchronously merges eight 1.25-Gbps data streams, clocked at low frequency rates into a single 10-Gbps stream, clocked at the higher frequency. In the KGL4201 multiplexer, the 10-GHz master clock is first divided by two, then by four. The lower frequency components are first multiplexed by four, then the two groups are merged into a single data stream using the master 10-Gbps clock. Complementary 1/8 synchronous clock outputs are made available from the KGL4201 for use in synchronizing lower frequency logic.

All signal interfaces are $50-\Omega$ with direct DC coupling on the 1.25-Gbps data inputs and phase-locked 1.25-Gbps clock outputs. The 10-Gbps data output and 10-GHz clock input are AC-capacitively-coupled for ease of interfacing at microwave speeds and reducing ground noise induced phase jitter. All package clock and data pins are separated by either ground or supply voltage pins to control the I/O impedance, maintain signal isolation and reduce phase noise.


The KGL4201 is shipped in a 40-pin ceramic flat-package with impedance-controlling ground plane and flush mounting bottom heat sink.


- AC-coupled 10 Gbps I/O: eliminates DC coupled phase jitter
- 1/8 clock generated on chip: easy to synchronize downstream logic
- 2 V, 2.4 W

- Isolated I/O pins: minimize noise and impedance variation
- Packaged in 40-pin ceramic flat-package with ground plane and heat sink.



PIN CONFIGURATION






Pin Configuration

| Pin | Name | Pin | Pin Name | Pin | Pin Name | Pin | Pin Name |
|-----|-------|-----|----------|-----|----------|-----|----------|
| 1 | GND | 11 | GND | 21 | VDD | 31 | GND |
| 2 | Q | 12 | VDD | 22 | GND | 32 | VDD |
| 3 | GND | 13 | D0 | 23 | GND | 33 | D7 |
| 4 | Q | 14 | GND | 24 | CK | 34 | GND |
| 5 | GND | 15 | D2 | 25 | GND | 35 | D5 |
| 6 | GND | 16 | D4 | 26 | GND | 36 | D3 |
| 7 | 1/8CK | 17 | GND | 27 | RCK | 37 | GND |
| 8 | GND | 18 | D6 | 28 | GND | 38 | D1 |
| 9 | 1/8CK | 19 | GND | 29 | GND | 39 | VB |
| 10 | VB | 20 | GND | 30 | GND | 40 | VDD |

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

RECOMMENDED OPERATING CONDITIONS

| | | Rated Value | | | |
|---|-----------------|-------------|-----|-----|------|
| Parameter | Symbol | Min | Тур | Max | Unit |
| Power supply voltage for internal logic | V _{DD} | 1.9 | 2.0 | 2.1 | V |
| Power supply voltage for output buffer | V _B | 1.9 | 2.0 | 2.1 | V |
| Operating temperature range at package base | T _S | 0 | - | 70 | °C |

DC CHARACTERISTICS

 V_{DD} = 2V ±0.1V, VB=2V ±0.1V Ts = 0 to 70°C


| | | | Rated Value | | | |
|----------------------------------|------------------|---------------------|-------------|------|------|------------------|
| Parameter | Symbol | Test Condition | Min. | Тур. | Max. | Unit |
| Power dissipation | Р | | - | 2.4 | 3.0 | W |
| High-level 1/8 CK output voltage | V _{OH} | | 0.85 | | 1.3 | V |
| Low-level 1/8 CK output voltage | V _{OL} | | 0 | | 0.3 | V |
| Data output voltage swing | V _{OD} | 50-Ω load | 0.7 | | 1.2 | V _{P-P} |
| Clock input voltage swing | V _{CK} | Capacitive coupling | 0.5 | | 0.9 | V _{P-P} |
| High-level data input voltage | V _{IDH} | | 0.8 | | 1.3 | V |
| Low-level data input voltage | V _{IDL} | | 0 | | 0.3 | V |

AC CHARACTERISTICS

V_{DD} = 2V ±0.1V, VB=2V ±0.1V Ts = 0 to 70°C

| | | | Rated Value | | | |
|---|-----------------|------------------------------|-------------|------|------|------|
| Parameter | Symbol | Test Condition | Min. | Тур. | Max. | Unit |
| Minimum clock period | Δt _C | | - | - | 100 | ps |
| Setup time (Data to 1/8 CK \downarrow) | t _{PS} | | 450 | 500 | 550 | ps |
| Hold time (1/8 CK ↓ to Data) | t _{DH} | | -400 | -350 | -300 | ps |
| CK-D[7:0] phase margin | Δt _M | Input clock period is 100 ps | 550 | 650 | | ps |
| Rise time (Q, \overline{Q}) | t _R | | 20 | 30 | 40 | ps |
| Fall time (Q, \overline{Q}) | t _F | | 20 | 30 | 40 | ps |

INTERFACE TIMING



KGL4202

10-GHz 1:8 Demultiplexer


GENERAL DESCRIPTION

Oki's KGL4202 is a 10-GHz 1:8 demultiplexer designed to operate in 10-Gbps communication links. This circuit synchronously separates a single 10-Gbps data stream, clocked at up to 10 GHz, into eight lower frequency data streams, clocked at lower frequency rates. In the KGL4202 demultiplexer, the 10-GHz master clock is first divided by two, then by four. The 10-Gbps data stream is first divided into two synchronous serial paths, then these two data streams are separated into four each lower speed data streams and brought out to data latched outputs. Complementary 1/8 synchronous clock outputs are made available from the KGL4202 for use in synchronizing lower frequency logic.


All signal interfaces are $50~\Omega$ with all inputs internally terminated in $50~\Omega$. Direct DC coupling is used on the 10-Gbps data input, the 1.25-Gbps data outputs and phase-locked 1.25-Gbps clock outputs. The 10-GHz clock input is AC-capacitively-coupled for ease of interfacing at microwave speeds and reducing ground noise induced phase jitter. The package 10-GHz clock and 10-Gbps data pins are separated by ground pins to control the I/O impedance, maintain signal isolation and reduce phase noise. The eight data outputs are distributed to opposite sides of the package to facilitate hardware layout and reduce noise. Over one third of the chip power is due to the ten $50-\Omega$ outputs.


The KGL4202 is shipped in a 40-pin ceramic flat-package with impedance-controlling ground plane and flush-mounting bottom heat sink.

- AC-coupled 10 Gbps I/O: eliminates DC coupled phase jitter
- 1/8 clock generated on chip: easy to synchronize downstream logic
- Isolated I/O pins: minimizes noise and impedance variation
- 2 V, 3.2 W
- Packaged in 40-pin ceramic flat-package with ground plane and heat sink



PIN CONFIGURATION






Pin Configuration

| Pin | Name | Pin | Pin Name | Pin | Pin Name | Pin | Pin Name |
|-----|-------|-----|----------|-----|----------|-----|----------|
| 1 | GND | 11 | GND | 21 | VDD | 31 | GND |
| 2 | 1/8CK | 12 | VDD | 22 | GND | 32 | VDD |
| 3 | GND | 13 | Q1 | 23 | GND | 33 | Q6 |
| 4 | 1/8CK | 14 | GND | 24 | CKIN | 34 | GND |
| 5 | RD | 15 | Q3 | 25 | GND | 35 | Q4 |
| 6 | GND | 16 | Q5 | 26 | GND | 36 | Q2 |
| 7 | N.C. | 17 | GND | 27 | RCK | 37 | GND |
| 8 | GND | 18 | Q7 | 28 | GND | 38 | Q0 |
| 9 | GND | 19 | VB | 29 | GND | 39 | VB |
| 10 | VB | 20 | GND | 30 | VB | 40 | VDD |

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

| | | Rated Value | | |
|--|-----------------|-------------|------|------|
| Parameter | Symbol | Min. | Max. | Unit |
| Supply voltage for internal logic | V _{DD} | -0.3 | 2.3 | V |
| Supply voltage for output buffer | V _B | -0.3 | 2.3 | V |
| Clock input | СК | -0.3 | 1.5 | V |
| Data inputs | D | -0.3 | 1.5 | V |
| Temperature at package base under bias | T _S | -45 | 100 | °C |
| Storage temperature | T _{ST} | -45 | 125 | °C |

RECOMMENDED OPERATING CONDITIONS

| | | Rated Value | | | |
|---|-----------------|-------------|------|------|------|
| Parameter | Symbol | Min. | Тур. | Max. | Unit |
| Power supply voltage for internal logic | V _{DD} | 1.9 | 2.0 | 2.1 | V |
| Power supply voltage for output buffer | V _B | 1.9 | 2.0 | 2.1 | V |
| Operating temperature range at package base | T _S | 0 | - | 70 | °C |

DC CHARACTERISTICS

 V_{DD} = 2 V ±0.1 V, VB=2 V ±0.1 V T $_{S}$ = 0 to 70°C


| | | | Rated Value | | | |
|---------------------------------|------------------|---------------------|-------------|------|------|------------------|
| Parameter | Symbol | Test Condition | Min. | Тур. | Max. | Unit |
| Power dissipation | Р | | | 3.2 | 4.0 | W |
| High-level 1/8CK output voltage | V _{OH} | 50-Ω load | 0.85 | | 1.3 | V |
| Low-level 1/8CK output voltage | V _{OL} | 50-Ω load | 0 | | 0.3 | V |
| Data input voltage swing | V _{ID} | Capacitive coupling | 0.5 | | 0.9 | V _{P-P} |
| Clock input voltage swing | V _{ICK} | Capacitive coupling | 0.5 | | 0.9 | V _{P-P} |

AC CHARACTERISTICS


 V_{DD} = 2V ±0.1V, VB=2V ±0.1V Ts = 0 to 70°C

| | | | Rated Value | | | |
|------------------------------------|------------------|------------------------------|-------------|------|------|------|
| Parameter | Symbol | Test Condition | Min. | Тур. | Max. | Unit |
| Minimum clock period | Δt _C | | | | 100 | ps |
| Setup time (D to CK \downarrow) | t _{DS} | | -55 | -45 | -35 | ps |
| Hold time (CK ↓ to D) | t _{DH} | | 70 | 80 | 90 | ps |
| CK-D phase margin | Δt _M | Input clock period is 100 ps | 50 | 65 | | ps |
| 1/8CK ↑ to valid data delay | t _{C8Q} | | -40 | -10 | 20 | ps |

INTERFACE TIMING



TIMING



GHDD4411


EX-OR Circuit

GENERAL DESCRIPTION


Oki's GHDD4411 is a 10-GHz exclusive-OR/NOR circuit designed to function in 10-Gbps high-speed communication serial bit streams. The EX-OR must operate from both rising and falling edges at an equivalent speed of 20-Gbps non-return-to-zero (NRZ) signal to extract a 10-Gbps clock from a 10-Gbps signal. Using closely matched Gilbert cell circuitry, this device operates at over 10 Gbps using DCFL and SBFL logic from inverted HEMT technology. Internal input $50-\Omega$ terminations and a self-referencing bias voltage allow capacitive coupling, simplifying interconnections.

The GHDD4411 EX-OR circuit is high-speed in a 28-pin ceramic flat package with impedance-controlling ground plane and flush-mounting bottom heat sink.

- EX-OR and EX-NOR: outputs optimized for performance
- 1.5 V, 0.6 W: lowest power with 50- Ω interfaces
- Packaged in 28-pin ceramic flat package with ground plane and heat sink




PIN CONFIGURATION



| Pin | Signal | Function | Pin | Signal | Function |
|-----|--------|-------------------------------|-----|--------|-------------------------------|
| 1 | IN1BS | Input 1 bias input | 15 | VB | Power supply (buffer) |
| 2 | N.C. | No Connect | 16 | N.C. | No Connect |
| 3 | IN1RF | Input 1 bias reference output | 17 | IN2RF | Input 2 bias reference output |
| 4 | N.C. | No Connect | 18 | N.C. | No Connect |
| 5 | VB | Power supply (buffer) | 19 | IN2BS | Input 2 bias input |
| 6 | GND | Ground | 20 | GND | Ground |
| 7 | EX0R | EX-OR output | 21 | IN2 | Data input 2 |
| 8 | GND | Ground | 22 | GND | Ground |
| 9 | N.C. | No Connect | 23 | VD | Power supply (logic circuit) |
| 10 | N.C. | No Connect | 24 | N.C. | No Connect |
| 11 | N.C. | No Connect | 25 | VD | Power supply (logic circuit) |
| 12 | GND | Ground | 26 | GND | Ground |
| 13 | EXNOR | EX-NOR output | 27 | IN1 | Data input 1 |
| 14 | GND | Ground | 28 | GND | Ground |

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Unit |
|--|-----------------|------|-----|------|
| Suuply voltage for internal logic | V _{DD} | -0.3 | 2.3 | V |
| Supply voltage for outpu buffer | V _B | -0.3 | 2.3 | V |
| Clock input | CK | -0.3 | 1.0 | V |
| Data input | D | -0.3 | 1.0 | V |
| Temperature at package base under bias | T _S | -45 | 100 | °C |
| Storage temperature | T _{ST} | -45 | 125 | °C |


Recommended Operating Conditions

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|---|-----------------|------|------|------|------|
| Suuply voltage for internal logic | V _{DD} | 1.4 | 1.5 | 1.6 | V |
| Supply voltage for output buffer | V _B | 1.4 | 1.5 | 1.6 | V |
| Operating temperature range at package base | T _S | 0 | | 70 | °C |

V_{DD} = 1.5 V ±0.1, V_{B} = 1.5 V ± 0.1, T_{S} = 0 to 70 °C

| Parameter | Symbol | Condition | Min. | Тур. | Max. | Unit |
|-------------------------------|-----------------|---------------------|------|------|------|------------------|
| Power dissipation | P | | | 0.6 | | W |
| Input bit rate | В | | | 10 | | Gb/s |
| Data input voltage amplitude | V _{ID} | Capacitive coupling | 0.2 | | 0.8 | V _{P-P} |
| Data output voltage amplitude | V _{OD} | 50-Ω load, | | 0.7 | | V _{P-P} |
| Data output rise/fall time | τ | Capacitive coupling | | 20 | | ps |

OUTPUT WAVEFORM



Horizontal - 20ps/Div, Vertical - 200 mV/div

GHDD4414

Decision Circuit with Phase Detectors


GENERAL DESCRIPTION

Oki's GHDD4414 is a 10-GHz decision circuit designed to strip data from high-speed serial bit streams in 10-Gbps communication links. Using a clock input at up to 10 GHz and using D-flip-flops, EX-ORs, and phase detectors, this circuit separates a 10-Gbps data stream into: clock output, data output, "phase" variation output, and data density output.


A 10-GHz master clock drives two D-flip-flops in this circuit. Buffered input data is clocked through the first flip-flop, then the second, "data out" is taken from the first flip-flop. The data input buffer is composed of a series of inverters to delay the signal and obtain a small decision ambiguity. A phase comparison is made of the buffered data and data from flip-flop one; a second phase comparison is made of the output of flip-flops one and two. The phase detectors are modified EX-OR circuits with resistor summing of the logic gates to permit analog measurement of their outputs. Any change in the timing relationships between the clock and data is seen at the output of the first phase detector. The second flip-flop operates as a 1-bit shift register with fixed 360-deg phase shift. The second phase detector output depends only upon the transition density (speed of rise and fall transitions) of the input data signal.

All signal interfaces are $50-\Omega$ with all inputs internally terminated in $50~\Omega$. The 10-GHz clock and data inputs are AC capacitively-coupled for ease of interfacing at microwave speeds and reducing ground noise induced phase jitter. Data and phase outputs are DC-coupled.

- Phase detectors on chip: verifies data integrity
- Isolated 10-Gbps input pins: minimizes noise and impedance variation
- 1.5 V, 1 W: lowest power with 50- Ω interfaces
- 28-pin ceramic flat package with impedance controlling ground plane and flush mount heat sink




PIN CONFIGURATION




| Pin | Signal | Function | Pin | Signal | Function |
|-----|------------------|---------------------------|-----|-----------------|------------------------------|
| 1 | C _{BS} | Clock bias input | 15 | V _B | Power supply (buffer) |
| 2 | NC | | 16 | P1 | Phase detector output |
| 3 | C _{MB} | Clock output duty monitor | 17 | P2 | Phase detector ref. output 1 |
| 4 | NC | | 18 | P3 | Phase detector ref. output 2 |
| 5 | V _B | Powr supply (buffer) | 19 | V _D | Power supply (logic circuit) |
| 6 | GND | | 20 | GND | |
| 7 | D _{OUT} | Data output | 21 | D _{IN} | Data input |
| 8 | GND | | 22 | GND | |
| 9 | NC | | 23 | D _{BS} | Data bias input |
| 10 | NC | | 24 | D _{RF} | Data bias reference output |
| 11 | NC | | 25 | V _D | Power supply (logic circuit) |
| 12 | GND | | 26 | GND | |
| 13 | C _{OUT} | Clock output | 27 | СК | Clock input |
| 14 | GND | | 28 | GND | |

BLOCK DIAGRAM



APPLICATION BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS


 $V_{DD} = 1.5 \text{ V } \pm 0.1 \text{ V}, V_{B} = 1.5 \text{ V } \pm 0.1 \text{ V}, T_{S} = 0^{\circ} \text{ to } 70^{\circ}\text{C}$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
|--------------------------------|-------------------|-------------------------------------|------|------|------------------|
| Power dissipation | P | | | 1 | W |
| Decision ambiguity | V _{IDEC} | 10 Gbps | | 0.05 | V _{P-P} |
| Phase margin | Δθ | PRBS: 2 ¹⁵ -1 | 250 | | degree |
| Data input voltage amplitude | V _{ID} | Capacitive coupling | | 0.8 | V _{P-P} |
| Clock input voltage amplitude | V _{IC} | | 0.4 | 0.8 | V _{P-P} |
| Data output voltage amplitude | V _{OD} | 50Ω load | 0.7 | | V _{P-P} |
| Clock output voltage amplitude | V _{OC} | capacitive coupling | 0.7 | | V _{P-P} |
| Clock output duty cycle | D _{TYC} | | 40 | 60 | % |
| Clock to data delay | $	au_{CD}$ | | 25 | 45 | ps |
| Phase detection sensitivity | ΔVθ | 10 Gbps PRBS: 2 ¹⁵ -1 | 0.28 | | mV/degree |


Phase Detection Characteristics (D_{IN} Amplitude = $0.7-V_{P-P}$)

| CIN Delay (ps) | P1 (V) | P2 (V) | P3 (V) | Comments |
|----------------|--------|--------|--------|---|
| +29 | 0.350 | 0.343 | 0.443 | Maximum delay for ER <10 ⁻¹⁰ |
| 0 | 0.383 | 0.340 | 0.443 | Center of phase margin |
| -29 | 0.424 | 0.342 | 0.443 | Minimum delay for ER <10 ⁻¹⁰ |


PHASE DETECTOR CIRCUIT



PHASE DETECTION BETWEEN SIGNAL AND CLOCK AT 10 Gbps



TIMING



The information contained herein can change without notice owing to product and/or technical improvements.

Please make sure before using the product that the information you are referring to is up-to-date.

The outline of action and examples of application circuits described herein have been chosen as an explanation of the standard action and performance of the product. When you actually plan to use the product, please ensure that the outside conditions are reflected in the actual circuit and assembly designs.

Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters outside the specified maximum ratings or operation outside the specified operating range.

Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.

When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges, including but not limited to operating voltage, power dissipation, and operating temperature.

The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g.,office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property or death or injury to humans. Such applications include, but are not limited to: traffic control, automotive, safety, aerospace, nuclear power control, and medical, including life support and maintenance.

Certain parts in this document may need governmental approval before they can be exported to certain countries. The purchaser assumes the responsibility of determining the legality of export of these parts and will take appropriate and necessary steps, at their own expense, for export to another country.

Copyright 1999 Oki Semiconductor

Oki Semiconductor reserves the right to make changes in specifications at anytime and without notice. This information furnished by Oki Semiconductor in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Oki Semiconductor for its use; nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Oki.

Northwest Area

785 N. Mary Avenue Sunnyvale, CA 94086 Tel: 408/720-8940 Fax: 408/720-8965

North Central Area

300 Park Blvd. Suite 365 Itasca, IL 60143 Tel: 630/250-1313 Fax: 630/250-1414

Northeast Area

138 River Road Shattuck Office Center Andover, MA 01810 Tel: 508/688-8687 Fax: 508/688-8896

Southwest Area

2302 Martin Street Suite 250 Irvine, CA 92715 Tel: 714/752-1843 Fax: 714/752-2423

Southeast Area

1590 Adamson Parkway Suite 220 Morrow, GA 30260 Tel: 404/960-9660 Fax: 404/960-9682

Oki Web Site:

http://www.okisemi.com

For Oki Literature:

Call toll free 1-800-OKI-6388 (6 a.m. to 5 p.m. Pacific Time)

Oki Stock No: 320000-002



Corporate Headquarters

785 N. Mary Avenue Sunnyvale, CA 94086-2909 Tel: 408/720-1900

Fax: 408/720-1918