			SPEC. NO.	TQ3C-8EACC)-E1DDA07-01
			DATE	April	21,2006
SPEC					
	<u>F 0</u>	<u>R</u> :			
	<u> </u>	CG089H	V 1 A A - G 0	0	
		CONTEN	ΓS		
 Application Construction and Outline Mechanical Specifications Absolute Maximum Ratings Electrical Characteristics Optical Characteristics Optical Characteristics Circuit Block Diagram Interface Signals Interface Timing Chart Data and Screen Input Timing Characteristics Supply Voltage Sequence Condition Backlight Characteristics Lot Number Identification Warranty Precautions for Use Reliability Data / Environmental Test Outline Drawing 					
			KAG	CERA CORPORA COSHIMA HAYAT DIVISION	
	eification is Xyocera before	subject to ch ordering.	ange without	notice.	
Original	Designed by :Engineering Dept. Confirmed by :QA D				y :QA Dept.
Issue Date	Prepared	Checked	Approved	Checked	Approved
June 25, 2003	J. Yamazahi	H. To toumond	Thatsumoto	Fe. Ital	S. Hoyastir

Caution

- 1. This Kyocera LCD module has been specifically designed for use only in electronic devices in the areas of audio control, office automation, industrial control, home appliances, etc. The modules should not be used in applications where module failure could result in physical harm or loss of life, and Kyocera expressly disclaims any and all liability relating in any way to the use of the module in such applications.
- 2. Customer agrees to indemnify, defend and hold Kyocera harmless from and against any and all actions, claims, losses, damages, liabilities, awards, costs, and expenses, including legal fees, resulting from or arising out of Customer's use, or sale for use, of Kyocera modules in applications.
- 3. Kyocera shall have the right, which Customer hereby acknowledges, to immediately scrap or destroy tooling for Kyocera modules for which no Purchase Orders have been received from the Customer in a two-year period.

		Design	ed by:	Engineering D	ept.	Confirmed by	v: QA Dept.
Date Prepa		Prepa	red	Checked	Approved	Checked	Approved
Apr. 21,	2006	H. Jama	johi	H. Tokumo W	4. matsumoto	He. Stop	S. Hayostad
Rev. No.	Date	<u></u>	Page		Descriptio	ns	
01	Apr. 21	, 2006	1	1. Applicati ∼Add commen	on t ″ 『RoHS Comp	liant』 "	
				∼Add ″Inver Additional c			."
			3	4-2. Environ ∼Add "*2 ••	mental absolut •(Please refer	e maximum rat s to)″	ings
	4			∼Change "Cl ∼Add "Frame	.0V D driving volt ock frequency" frequency" MA is LCD Module•	Max "10.00 M X "150 Hz"	lHz″
			5	∼Change ″Cl ∼Add ″Frame	.3V D driving volt ock frequency" frequency" MA is LCD Module•	Max ~10.00 M X ~150 Hz~	ſHz″
1.1			11	8-1. LCD ~Change LCD side connector "08-6210-020-340-800" → "08-6210-020-340-800)-340-800+″
				8-2. CFL ~Add Recomm "SM02(8.0) ~Delete "LE	ended matching B-BHS-1-TB(LF) VEL″	connector (SN) (JST)″	
			18	13. Backligh ∼Change com	t Characterist ment "* 1"	ics	
			19		er Identificat ry of origin″	ion	
			20		lation of the is kyocera···″		
				16-3. LCD Op ∼Change "2.	eration Adjust"		
				16-4. Storag ∼Change "2.	e Always store•	"	
				16-5. Screen ∼Add "6. Pl ∼Add "7. Li	Surface ease do not us quid crystal m	e" ay"	
			22	18. Outline ∼Change Dra			


Revision Record

1. Application

This data sheet defines the specification for a $(640 \times R.G.B) \times 240 \text{ dot}$, STN Transmissive color dot matrix type Liquid Crystal Display with CFL backlight. $\[\ensuremath{\mathbb{R}}\]$ RoHS Compliant $\[\ensuremath{\mathbb{R}}\]$

2. Construction and Outline

(640 × R.G.B) × 240 dots, COG type LCD with CFL backlight.
Backlight system : Side-edge type CFL (1 tube).
Inverter : Option. Recommended Inverter : CXA-L0612A-VJL (TDK) or equivalent.
Polarizer : Glare treatment.
Additional circuit : Bias voltage circuit , Randomizing circuit ,DC-DC converter Temperature compensation circuit.(for Contrast)



This drawing is showing conception only.

3. Mechanical Specifications

ITEM	SPECIFICATION	UNIT
Outline dimensions	246.0 (W) × 103.0 (H) × 11.7(PCB and components not included.) (D) Refer outline drawing in detail.	mm
Effective viewing area	213.2 (W) × 81.2 (H)	mm
Dot number	(640×R.G.B) (W) × 240 (H)	Dots
Dot size	0.09 (W) × 0.31 (H)	mm
Dot pitch	0.11 (W) × 0.33 (H)	mm
Display color *1	White *2	-
Base color *1	Black *2	-
Mass	250	g

*1 Due to the characteristics of the LC material, the color vary with environmental temperature.

*2 Negative-type display Display data "H" :R.G.B Dots ON : White Display data "L" :R.G.B Dots OFF : Black

4. Absolute Maximum Ratings

4-1. Electrical absolute maximum ratings

ITEM	SYMBOL	MIN.	MAX.	UNIT
Supply voltage for logic	VDD	0	6.0	V
Supply voltage for LCD driving	VCONT	0	VDD	V
Input signal voltage *1	Vin	0	VDD	V
FRM frequency	f frm	-	150	Hz

*1 Input signal :CP, LOAD, FRM, DISP, D0~D7

4-2. Environmental absolute maximum ratings

ITEM		SYMBOL	MIN	MAX	UNIT
Operating temperature	*1	Тор	0	50	
Storage temperature	*2	Tsto	-20	60	
Operating humidity	*3	Нор	10	*4	%RH
Storage humidity	*3	Hsto	10	*4	%RH
Vibration		-	*5	*5	-
Shock		-	*6	*6	-

*1 LCD's display quality shall not be guaranteed at the temperature range of upper 40 .

*2 Temp. = -20 < 48 h , Temp = 60 < 168 h Store LCD panel at normal temperature/humidity. Keep it free from vibration and shock. LCD panel that is kept at low or high temperature for a long time can be defective due to the other conditions, even if the temperature satisfies standard. (Please refers to 16. Precautions for use as detail)

- *3 Non-condensation.
- *4 Temp. 40 , 85% RH Max. Temp. > 40 , Absolute Humidity shall be less than 85%RH at 40 .

*5

Frequency	10~55 Hz	Converted to acceleration value :
Vibration width	0.15 mm	$(0.3 \sim 9 \text{ m/s}^2)$
Interval	10-55-10 Hz	1 minute

2 hours in each direction $\mbox{X/Y/Z}$ (6 hours as total) EIAJ ED-2531

*6 Acceleration: 490m/s²
Pulse width : 11 ms
3 times in each direction : ±X/±Y/±Z.
EIAJ ED-2531

5. Electrical Characteristics

5-1. VDD = 5.0V

1 2 1

239 240 (dot)

			VDD	$= 5.0V \pm 5\%$,	Temp. = 0~	50
ITEM	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply voltage for logic	VDD	-	4.75	5.00	5.25	V
LCD driving voltage *1	Vop= VCONT	0~50 *2	1.30	1.80	2.30	V
Input voltage (FRM,LOAD,CP,DISP,D0~D7)		"H" level	0.8VDD	-	VDD	V
$(FRM, LOAD, CP, DTSP, DO \sim D7)$	Vin	"L" level	0	-	0.2VDD	V
Input current	lin	Vin=VDD or VSS	-100	-	100	μA
Rush current for logic	Irush	When rush current happens	3.0A(Peak) × 1ms			
Clock frequency	f cp	-	4.03	4.32	10.00	MHz
Frame frequency *3	f _{FRM}	-	70	75	150	Hz
Current consumption for logic	I DD	*4	-	24.0	36.0	mA
Power consumption	Pdisp		-	120	180	mW

*1 Maximum contrast is obtained by adjusting the LCD driving voltage (Vop=Vcont) while at the viewing angle of $= = 0^{\circ}$

*2 This LCD Module has the Temperature Compensation Circuit.

*3 In consideration of display quality, it is recommended that frame frequency is set in the range of 70-80Hz. When you have to use higher frame and clock frequencies, confirm the LCD's performan -ce and quality prior to finalizing the frequency values: Generally, as frame and clock frequencies become higher current consumption will get bigger and display quality will be degraded.

*4 VDD = 5.0V, VCONT = Vop, f_{FRM} = 75Hz, f_{CP} = 4.32MHz, Temp. = 25 Display IDD max pattern.:

5-2. VDD=3.3V

 $VDD = 3.3V \pm 0.3V$, Temp. = $0 \sim 50$

ITEM	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply voltage for logic	VDD	-	3.0	3.3	3.6	V
LCD driving voltage *1	Vop= VCONT	0~50 *2	1.30	1.80	2.30	V
Input voltage (FRM,LOAD,CP,DISP,D0~D7)	Vin	"H" level	0.8VDD	-	VDD	V
$(FRM,LOAD,CP,DISP,DU\simDT)$	VIII	"L" level	0	-	0.2VDD	V
Input current	lin	Vin=VDD or VSS	-100	-	100	μA
Rush current for logic	Irush	When rush current happens		3.0A(Peak)	× 1ms	
Clock frequency	f cp	-	4.03	4.32	10.00	MHz
Frame frequency *3	f _{FRM}	-	70	75	150	Hz
Current consumption for logic	I DD	*4	-	35.0	52.5	mA
Power consumption	Pdisp		-	115.5	173.3	mW

*1 Maximum contrast is obtained by adjusting the LCD driving voltage (Vop=Vcont) while at the viewing angle of $= = 0^{\circ}$

*2 This LCD Module has the Temperature Compensation Circuit.

*3 In consideration of display quality, it is recommended that frame frequency is set in the range of 70-80Hz. When you have to use higher frame and clock frequencies, confirm the LCD's performan -ce and quality prior to finalizing the frequency values: Generally, as frame and clock frequencies become higher current consumption will get bigger and display quality will be degraded.

239 240 (dot)


6 . Optical Characteristics

Temp. = 25


ITEM		SYMBOL	COND	ITION	MIN.	TYP.	MAX.	UNIT
Response	Rise	Tr	=	=0 °	-	190	290	ms
time	Down	Td	=	=0 °	-	180	280	ms
Viewing angle	e range			Upper	-	35	-	
			CR 2	Lower	-	20	-	doa
			UR Z	Left	-	50	-	deg.
				Right	-	50	-	
Contrast rati	Contrast ratio		= =0 °		15	30	-	-
Brightness		L	IL=5.0mA		100	150	-	cd/m ²
Chromaticity	Ded	х	= =0 °	0.48	0.53	0.58		
coordinates	Red	у		=0 5	0.27	0.32	0.37	
	0	x			0.23	0.28	0.33	
	Green	у	=	=0 °	0.45	0.50	0.55	
		x		0.0	0.10	0.15	0.20	-
	Blue	у	=	=0 °	0.06	0.11	0.16	
	W/b : t a	x		0.9	0.24	0.29	0.34	
	White	у	=	=0 °	0.24	0.29	0.34	

* Optimum contrast is obtained by adjusting the LCD driving voltage (Vop=Vcont) while at the viewing angle of ~=~=0 °


6-1. Contrast ratio is defined as follows:




6-3. Definition of response time




6-4. Definition of viewing angle








- 1) Rating is defined as the average brightness inside the viewing area.
- 2) 30 minutes after CFL is turned on. (Ambient Temp.=25)
- The inverter should meet the rating of the CFL;
 Sine, symmetric waveform without spike in positive and negative.



7. Circuit Block Diagram

7-1. Power supply



8. Interface signals

8-1. LCD

PIN NO.	SYMBOL	DESCRIPTION	LEVEL
1	FRM	Synchronous signal for driving scanning line	Н
2	LOAD	Data signal latch clock	H L
3	CP	Data signal shift clock	H L
4	DISP	Display control signal	H(ON),L(OFF)
5	VDD	Power supply for logic	
6	VSS	GND	
7	VCONT	LCD adjust voltage	
8	D7		
9	D6		
10	D5		
11	D4	Display data	H(ON),L(OFF)
12	D3		
13	D2		
14	D1		
15	DO		
16	VDD	Power supply for logic	-
17	VDD		
18	VSS	GND	-
19	VSS		
20	VSS		


LCD side connector : 08-6210-020-340-800+ (ELCO) Recommended matching connector : 0.5mm pitch FFC or FPC

8-2. CFL

PIN No	SYMBOL	DESCRIPTIO	N
1	HOT	Inverter output high v	voltage side
2	NC	No connect	
3	COLD	Inverter output low vo	olateg side
LCD side co	onnector	: BHR-03VS-1	(JST)

LCD side connector	: BHR-03VS-1	(JST)
Recommended matching connector	: SM02(8.0)B-BHS-1	(JST)
	: SM02(8.0)B-BHS-1-TB(LF)(SN)	(JST) ••• (RoHS Compliant)


9. Interface Timing Chart




* The cycle of load signal should be stable and continuously applied without interruption.

* The above-mentioned timing chart shows a reference to set up a LCD module, not an electrical rating.

10. Data and Screen



11. Input Timing Characteristics



11-1. Switching characteristics (VDD=5.0V)

ITEM	SYMBOL	MIN.	MAX.	UNIT
CP Cycle *1	tCCL	100	-	ns
CP "H" Pulse Width	tWCLH	30	-	ns
CP "L" Pulse Width	tWCLL	30	-	ns
CP Rise Up Time	t rCP	-	15	ns
CP Fall Down Time	t fCP	-	15	ns
Data Set Up Time	tDS	25	-	ns
Data Hold Time	t DH	25	-	ns
LOAD "H" Pulse Width	tWLPH	40	-	ns
LOAD "L" Pulse Width	tWLPL	400	-	ns
LOAD Cycle *2	tLCL	500	-	ns
CP Down LOAD Down Delay Time	tCDLD	60	-	ns
LOAD Down CP Rise Delay Time	t LDCR	60	-	ns
Input Signal Rise Up Time	tr	-	20	ns
Input Signal Fall Down Time	tf	-	20	ns
FRM Data Set Up Time	tFS	120	-	ns
FRM Data Hold Time	tFH	30	-	ns

Input Characteristics ; VDD = $5.0V \pm 5\%$, Temp. = $0 \sim 50$

*1 CP Cycle is adjust so that FRM signal is 75Hz.

*2 Load Cycle is const.

11-1. Switching characteristics (VDD=3.3V)

ITEM	SYMBOL	MIN.	MAX.	UNIT
CP Cycle *1	tCCL	100	-	ns
CP "H" Pulse Width	tWCLH	40	-	ns
CP "L" Pulse Width	tWCLL	40	-	ns
CP Rise Up Time	t r CP	-	20	ns
CP Fall Down Time	t f CP	-	20	ns
Data Set Up Time	tDS	35	-	ns
Data Hold Time	t DH	35	-	ns
LOAD "H" Pulse Width	tWLPH	50	-	ns
LOAD "L" Pulse Width	tWLPL	400	-	ns
LOAD Cycle *2	tLCL	500	-	ns
CP Down LOAD Down Delay Time	tCDLD	60	-	ns
LOAD Down CP Rise Delay Time	t LDCR	80	-	ns
Input Signal Rise Up Time	tr	-	20	ns
Input Signal Fall Down Time	tf	-	20	ns
FRM Data Set Up Time	tFS	120	-	ns
FRM Data Hold Time	tFH	30	-	ns


Input Characteristics ; VDD = $3.3V \pm 0.3V$, Temp. = $0 \sim 50$

*1 CP Cycle is adjust so that FRM signal is 75Hz.

*2 Load Cycle is const.

12. Supply Voltage Sequence Condition

<u>DO NOT</u> apply DC voltage to the LCD panel. DC voltage induce irreversible electrochemical reaction and reduce LCD life. Always follow the power supply ON/OFF sequence of VDD first, input signal second, VCONT third and finally DISP. This will prevent DC driving of the LCD or CMOS LSI latch up as shown below.



- * Input signal : CP, LOAD, FRM, D0~D7 Each signal (CP,LOAD,FRM) is constant.
- * The above sequence should be designed as to keep each normal figure on condition that liquid crystal module is loaded on your system.
- * Control the input signal and VCONT t the above ON OFF timing when you switch ON/OFF the display during VDD and DISP are on. And design the circuit as VCONT's OFF level become GND level at the some time.
- * Control the supply voltage sequence not to float all signal line when the LCD panel is driving.

13. Backlight Characteristics

CFL Ratings

Temp. = 25

ITEM	SYMBOL	MIN.	TYP.	MAX.	NOTE
Starting discharge Voltage	VS	-	-	1,317 Vrms.	0
*1	və	-	-	880 Vrms.	25
Discharging tube current *2,*3	IL	2.0 mArms.	5.0 mArms.	6.0 mArms.	-
Discharging tube voltage	VL	-	515 Vrms.	-	-
Operating life *4 (IL=5.0 mArms.)	Т	36,000 h	54,000 h	-	-
Operating frequency	F	40 kHz	-	100 kHz	-

- *1 The Non-load output voltage (VS) of the inverter should be 1.3 times the maximum VS at the low temperature to provide margin to assure that the CFL will start, because actual VS may increase due to leakage current from the CFL cables. (Reference value: 1,712 Vrms MIN.)
- *2 We recommend that you should set the discharging tube current at lower than typical value so as to prevent the heat accumulation of CFL tube from deteriorating a performance of the LCD.
- *3 Do not apply more than 6.0mA discharging tube current. Because CFL maybe broken due to over current.
- *4 When the illumination or quantity of light has decreased to 50 % of the initial value. Average life time of CFL will be decreased when LCD is operating at lower and higher temperature.

14. Lot Number Identification

The lot number shall be indicated on the back of the backlight case of each LCD.

KCG089HV1AA-G00- - MADE IN _____

YEAR MONTH			
DATE			
Version	Number		
Country	of origin	(Japan or	China)

YEAR	2006	2007	2008	2009	2010	2011
CODE	6	7	8	9	0	1
MONTH	JAN.	FEB.	MAR.	APR.	MAY	JUN.
CODE	1	2	3	4	5	6
MONTH	JUL.	AUG.	SEP.	OCT.	NOV.	DEC.
CODE	7	8	9	х	Y	Z

1 5 . Warranty

15-1. Incoming inspection

Please inspect the LCD within one month after your receipt.

15-2. Production Warranty

Kyocera warrants its LCDs for a period of 12 months after receipt by the purchaser, and within the limits specified. Kyocera shall, by mutual agreement, replace or rework defective LCDs

b that are shown to be Kyocera's responsibility.

16. Precautions for use

- 16-1. Installation of the LCD
- 1. Please ground the mounting (screw) holes of an LCD module, in order to stabilize brightness and display quality.
- 2. A transparent protection plate shall be added to protect the LCD and its polarizer.
- 3. The LCD shall be installed so that there is no pressure on the LSI chips.
- 4. The LCD shall be installed flat, without twisting or bending.
- 5. The display window size should be the same as the effective viewing area.
- 6. In case you use outside frame of effective viewing area as outward appearance of your product, unevenness of its outward appearance is out of guarantee.
- 7. Do not pull the CFL lead wires and do not bend the root of the wires. Housing should be designed to protect CFL lead wires from external stress.
- 8. This Kyocera LCD module has been specifically designed for use in general electronic devices, but not for use in a special environment such as usage in an active gas. Hence, when the LCD is supposed to be used in a special environment, evaluate the LCD thoroughly beforehand and do not expose the LCD to chemicals such as an active gas.
- 16-2. Static Electricity
- 1. Since CMOS ICs are mounted directly onto the LCD glass, protection from static electricity is required. Operation should wear ground straps.
- 16-3. LCD Operation
- 1. The LCD shall be operated within the limits specified. Operation at values outside of these limits may shorten life, and/or harm display images.
- 2. Adjust "LCD driving voltage" to obtain optimum viewing angle and contrast.
- 3. Operation of the LCD at temperature below the limit specified may cause image degradation and/or bubbles.
 - It may also change the characteristics of the liquid crystal.

This phenomenon may not recover. The LCD shall be operated within the temperature limits speci-fied.

16-4. Storage

- 1. The LCD shall be stored within the temperature and humidity limits specified. Store in a dark area, and protected the LCD from direct sunlight or fluorescent light.
- 2. Always store the LCD so that it is free from external pressure onto it.

16-5. Screen Surface


- 1. <u>DO NOT</u> store in a high humidity environment for extended periods. Image degradation, bubbles, and/or peeling off of polarizer may result.
- 2. The front polarizer is easily scratched or damaged.
- Prevent touching it with any hard material, and from being pushed or rubbed.
- 3. The LCD screen may be cleaned with a soft cloth or cotton pad. Methanol, or Isopropyl Alcohol may be used, but insure that all solvent residue is removed.
- 4. Water may cause damage or discoloration of the polarizer.
- Clean any condensation or moisture from any source immediately.
- 5. Always keep the LCD free from condensation during testing. Condensation may permanently spot or stain the polarizers.
- 6. Please do not use solid-base image pattern for long hours because a temporary afterimage may appear. We recommend to use screen saver etc. in cases where a solid-base image pattern must be used.
- 7. Liquid crystal may leak when the module is broken. Be careful not to let the fluid go into your eyes and mouth. In the case the fluid touches your body, rinse it off right away with water and soap.

17. Reliability Data / Environmental Test

TEST ITEM	TEST CONDITION	TEST TIME	RESULT
High Temp. Atmosphere	70	240 h	Display Quality : No defect Display Function : No defect Current Consumption : No defect
Low Temp. Atmosphere	-20	240 h	Low Temp. Bubble : None Solid Crystallization of Liquid Crystal : None Display Quality : No defect Display Function : No defect Current Consumption : No defect
High Temp. Humidity Atmosphere	40 90%RH	240 h	Display Quality : No defect Display Function : No defect Peel-off of Organic Sealing : None Current Consumption : No defect
Temp. Cycle	-20 0.5 h R.T. 0.5 h 70 0.5 h	10 cycles	Display Quality : No defect Display Function : No defect Peel-off of Organic Sealing : None Bubble on Cell : None
High Temp. Operation	50 Vop	240 h	Display Quality : No defect Display Function : No defect Current Consumption : No defect

* Each test item uses a test LCD only once. The tested LCD is not used in any other tests.

- * The LCD is tested in circumstances in which there is no condensation.
- * The tested LCD is inspected after 24 hours of storage at room temperature and room humidity after each test is finished.
- * The reliability test is not an out-going inspection.
- * The results of the reliability test are for your reference purpose only. The reliability test is conducted only to examine the LCD's capability.



			SPEC.NO.	TQ3C-8EAC()-E2DDA07-00
			DATE	June	25,2003
	F ()R:			
	<u>r (</u>	Γ.			
		·			
			141 J. 4		
<u>K Y C</u>)CERA II	<u>N S P E C T I</u>	ON STAN	NDARD	
		¥.			
	ጥ V D ፑ .	VOCAGA		0.0	
-		<u>n (u v o 9)</u>	<u>HV1AA-G</u>	00	
			KYO	CERA CORPORA	FION
				DSHIMA HAYATO DIVISION) PLANT
Original	Designed	by :Engineer	ing Dept.	Confirmed 1	oy :QA Dept.
Issue Data	Prepared	Checked	Approved	Checked	Approved
June 25,2003	K. nishi vo	A. Joyo	H. Ohno.	y, yoshita	S. Hopothi

Revision Record

D. I		Design	ed by:	Engineering Dept. Confirmed by: QA Dept.			QA Dept.
Date		Prepa	red	Checked	Approved	Checked	Approved
Rev. No.	Date		Page		Descriptio	ons	

Visuals specification

1)Note

Item		Note		
General	1. When defects specified in this Inspection Standards are inspected, operating voltage(Vop) shall be set at the level where optimized contrast is available. Display quality is applied up to effective viewing area. (Bi-Level INSPECTION)			
	applied to any defect w	ed about the image quality shall be within the effective viewing area cable to outside of the area.		
	standard happen, additi	ch are not specified in this ional standard shall be determined tween customer and Kyocera.		
	4. Inspection conditions			
	Luminance: 500 Lux minimum .Inspection distance: 300 mm (from the sample)Temperature: $25 \pm 5 \ \mathbb{C}$ Direction: right above			
Definition of Inspection item	Pinhole, Bright spot Black spot, Scratch Foreign particle	The color of a small area is different from the remainder. The phenomenon does not change with voltage.		
	Contrast variation	The color of a small area is different from the remainder. The phenomenon changes with voltage.		
	Polarizer (Scratch, Bubble, Dent)	Scratch, Bubble and Dent in the polarizer which can be observed in on / off state.		

2)Standard

Inspection item	J	udgement	standard	
Pinhole, Bright spot Black spot, Foreign particle		م ب	d = (a +	b) / 2
	Category Size	(mm)	Accentab	le number
		$d \leq 0.2$		lected
		d ≦ 0.3		5
		d ≦ 0.5		3
	D 0.5 <	d		0
Scratch,Foreign particle				
		X		
	Width (mm)	Len	gth (mm)	Acceptable No.
	A $W \leq 0.03$			neglected
	В		$L \leq 2.0$	neglected
	$C \qquad 0.03 < W \leq 0.1$	2.0 <	$L \leq 4.0$	3
	D	4.0 <	< L	0
	$E \qquad 0.1 < W$			According tọ Circular
Contrast variation		$d \leq 0.5$ $d \leq 0.7$	neg	b) / 2 le number flected 3 0

Inspection item		Judgement standard				
Polarizer (Scratch, Bubble, Dent)	(1) Scratch	L	W			
	Widt	h (mm) L	ength (mm)	Acceptable No.		
	A	$W \leq 0.1$		neglected		
	B 0.1.5	< W ≦0.3	L ≦ 5.0	neglected		
	C 0.1 <	5.0	< L	0		
	D 0.3 <	< W	_	0		
			a d = (a +	b) / 2		
	Category	Size (mm)	Acceptab	le number		
	А	$d \leq 0.$	2 neg	lected		
	В	$0.2 < d \leq 0.$	3	5		
	С	$0.3 < d \leq 0.$	5	3		