

Preliminary Specifications Subject to Change without Notice

DESCRIPTION

The JW[®]5117 is a current mode monolithic buck switching regulator. Operating with an input range of 4.8V~45V, the JW5117 delivers 5A of continuous output current with an integrated high side N-Channel MOSFET. At light loads, the regulator operates in low frequency to maintain high efficiency and low output ripple. Current mode control provides tight load transient response and cycle-by-cycle current limit.

The JW5117 guarantees robustness with short-circuit protection, thermal protection, current run-away protection, output over-voltage protection and input under voltage lockout.

The JW5117 is available in DFN4x4-10 package, which provides a compact solution with minimal external components.

Company's Logo is Protected, "JW" and "JOULWATT" are Registered
Trademarks of JoulWatt technology Inc.


FEATURES

- 4.8V to 45V operating input range
5A output current
- $0.8V \pm 1\%$ internal voltage reference
- Adjustable soft-start
- Adjustable switching frequency
- UV and OV power good indicator
- Adjustable UVLO and hysteresis
- Current run-away protection
- Short circuit protection
- Output over-voltage protection
- Thermal protection
- Available in DFN4x4-10 package

APPLICATIONS

- Industrial Automation and Motor Control
- Vehicle Accessories: GPS Entertainment
- USB Dedicated Charging Ports and Battery Chargers
- 12-V, 24-V and 48-V Industrial, Automotive and Communications Power Systems


TYPICAL APPLICATION



ORDER INFORMATION

DEVICE ¹⁾	PACKAGE	TOP MARKING ²⁾	ENVIRONMENTAL ³⁾
JW5117DFNM#TR	DFN4x4-10	JW5117 YW□□□□□	Green


Notes:



3) All Joulwatt products are packaged with Pb-free and Halogen-free materials and compliant to RoHS standards.

PIN CONFIGURATION

TOP VIEW

ABSOLUTE MAXIMUM RATING¹⁾

VIN, SW Pin.....	-0.3V to 55V
SW Pin.....	-0.6V(-7V for 10ns) to 55V(60V for 20ns)
EN Pin.....	-0.3V to 8.4V
BST Pin.....	SW-0.3V to SW+6V
SS Pin.....	-0.3V to 4V
COMP Pin.....	-0.3V to 3V
All other Pins.....	-0.3V to 6V
Junction Temperature ²⁾	160°C
Lead Temperature.....	260°C
Storage Temperature.....	-65°C to +150°C
ESD Susceptibility (Human Body Model).....	2kV
ESD Susceptibility (Charged Device Model).....	500V

RECOMMENDED OPERATING CONDITIONS³⁾

Input Voltage VIN.....	4.8V to 45V
Output Voltage Vout.....	0.8V to Dmax x VIN V
Operating Junction Temperature.....	-40°C to 125°C

THERMAL PERFORMANCE⁴⁾

	θ_{JA}	θ_{JC}	θ_{JB}
DFN4x4-10.....	36.....	3.....	12°C/W

Note:

- 1) Exceeding these ratings may damage the device. These stress ratings do not imply function operation of the device at any other conditions beyond those indicated under RECOMMENDED OPERATING CONDITIONS.
- 2) The JW5117 includes thermal protection that is intended to protect the device in overload conditions. Continuous operation over the specified absolute maximum operating junction temperature may damage the device.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB

ELECTRICAL CHARACTERISTICS

VIN = 12V, TA = -40~125 °C, unless otherwise stated.						
Item	Symbol	Condition	Min.	Typ.	Max.	Units
VIN Under voltage Lockout Threshold	V _{IN_MIN}	VIN rising	4.1	4.4	4.8	V
VIN Under voltage Lockout Hysteresis	V _{IN_MIN_HYST}			200		mV
Shutdown Supply Current	I _{SD}	V _{EN} = 0 V		4	6	μA
Supply Current	I _Q	V _{EN} =5V, V _{FB} =1V		180	230	μA
Feedback Voltage	V _{FB}	4.8V ≤ V _{VIN} ≤ 45V	792	800	808	mV
Power Switch Resistance	R _{DS(ON)}			97	180	mΩ
Power Switch Leakage Current	I _{LEAK}	V _{IN} =45V, V _{EN} =0V, V _{SW} =0V@25C			6	uA
Current Limit Threshold	I _{LIM}		6.48	7.2	8.2	A
Error Amplifier Transconductance	g _M			335		uA/V
Error Amplifier DC Gain ⁵⁾	Gain			1000		V/V
Error Amplifier Source/Sink	I _{EA}			±37		uA
COMP to SW Current Transconductance ⁵⁾	g _{CS}			18		A/V
Switch Frequency	f _{SW}	R _{RT} =200k	370	414	476	kHz
Switch Frequency Range			100		2000	kHz
Minimum On Time ⁵⁾	T _{ON_MIN}			100	130	ns
Minimum Off Time	T _{OFF_MIN}	V _{FB} =0V		165		ns
Soft-Start Charge Current	I _{SS}			1.8		uA
Power Good Lower Threshold	PGD _{LTH}	FB rising		93%		V _{REF}
		FB falling		90%		V _{REF}
Power Good Upper Threshold	PGD _{UTH}	FB rising		108%		V _{REF}
		FB falling		106%		V _{REF}
Power Good Sink Current	I _{PG}	V _{PG} =0.4V@25C	0.8			mA
EN shut down threshold voltage	V _{EN_TH}	V _{EN} rising, FB=0.6V	1.1	1.22	1.34	V
EN shut down hysteresis	V _{EN_HYST}			100		mV
Thermal Shutdown ⁵⁾	T _{TSD}			170		°C
Thermal Shutdown hysteresis ⁵⁾	T _{TSD_HYST}			20		°C


Note:

5) Guaranteed by design.

PIN DESCRIPTION

Pin DFN4X4-10	Name	Description
1	BST	Bootstrap pin for top switch.
2	VIN	Input voltage pin. VIN supplies power to the IC. Connect a 4.8V to 45V supply to VIN and bypass VIN to GND with a suitably large capacitor to eliminate noise on the input to the IC.
3	EN	Drive EN pin high or floating to turn on the regulator and low to turn off the regulator.
4	SS	Soft-start control pin. Leave floating for internal soft-start slew rate. Connect to a capacitor to extend soft start time.
5	RT	Switching frequency program. Connect an external resistor from RT pin to ground to set the switching frequency.
6	FB	Output feedback pin. FB senses the output voltage and is regulated by the control loop to 800mV. Connect a resistive divider at FB.
7	COMP	Error amplifier output and input to the output switch current (PWM) comparator. Connect frequency compensation components to this pin.
8	GND	Ground.
9	SW	SW is the switching node that supplies power to the output. Connect the output LC filter from SW to the output load.
10	PG	Open drain output for power-good flag. Use a 10k Ω to 100k Ω pull-up resistor to logic rail or other DC voltage no higher than 5V.
	Thermal Pad	GND pin must be electrically connected to the exposed pad on the printed circuit board for proper operation.

BLOCK DIAGRAM




TYPICAL PERFORMANCE CHARACTERISTICS

$V_{in}=24V$, $V_{out}=12V$, $L=18\mu H$, $C_{OUT}=50\mu F$, $R_T=240K\Omega$, $T_A=+25^\circ C$, unless otherwise noted

Steady State Test

$V_{in}=24V$, $V_{out}=12V$


$I_{OUT}=5A$



Startup through Enable

$V_{in}=24V$, $V_{out}=12V$


$I_{OUT}=5A$ (Resistive load)



Shutdown through Enable


$V_{in}=24V$, $V_{out}=12V$

$I_{OUT}=5A$ (Resistive load)




Heavy Load Operation

5A LOAD




Light Load Operation

0.5A LOAD



No Load Operation


0 A LOAD



Short Circuit Protection

$V_{in}=24V$, $V_{out}=12V$


$I_{OUT}=3A$ - Short



Short Circuit Recovery

$V_{in}=24V$, $V_{out}=12V$


I_{OUT} = Short-3A



Load Transient

2.5A LOAD $\rightarrow$ 5A LOAD $\rightarrow$ 2.5A LOAD

$C_1=4.7nF$, $R_1=24K$, $C_2=100pF$



TYPICAL PERFORMANCE CHARACTERISTICS




Figure 1. Supply Current vs Junction Temperature




Figure 2. Shutdown Current vs Junction Temperature







Figure 3. FB Voltage Regulation vs Junction Temperature

Figure 4. Efficiency vs Load Current
(Vout=12V, L=18μH)Figure 5. Load Regulation vs Load Current
(Vout=12V, L=18μH)Figure 6. Switch Frequency vs RT
(Vout=12V, L=18μH)

FUNCTIONAL DESCRIPTION

The JW5117 is an asynchronous, current-mode, step-down regulator. It regulates input voltages from 4.8V to 45V down to an output voltage as low as 0.8V, and is capable of supplying up to 5A of load current.

Power Switch

N-Channel MOSFET switch is integrated on the JW5117 to down convert the input voltage to the regulated output voltage. Since the top MOSFET needs a gate voltage greater than the input voltage, a boost capacitor connected between BST and SW pins is required to drive the gate of the top switch. The boost capacitor is charged by the internal 4.3V rail when SW is low.

Current-Mode Control

The JW5117 utilizes fixed frequency, peak current-mode control to regulate the output voltage. The output voltage is measured at the FB pin through a resistive voltage divider and the error is amplified by the internal transconductance error amplifier. The voltage feedback loop is compensated by an external RC network connected between the COMP pin and GND pin.

An internal oscillator initiates the turn on of the high side power switch, and the error amplifier output at the COMP pin controls the high side power switch current that When the high side MOSFET switch current reaches the threshold level set by the COMP voltage, the power switch is turned off.

The COMP pin voltage will increase and decrease as the output current increases and decreases. The device is implemented current limiting by clamping the COMP pin voltage to a maximum level. The PFM mode is implemented with a

minimum voltage clamp on the COMP pin.

PFM Mode

The JW5117 operates in PFM mode at light load to improve efficiency by reducing switching and gate drive losses.

During PFM mode operation, the JW5117 senses and controls peak switch current, not the average load current. Therefore the load current at which the device enters PFM mode is dependent on the output inductor value.

Slope Compensation Output Current

The JW5117 adds a compensating ramp to the COMP voltage to prevent sub-harmonic oscillations at duty cycles greater than 50%. The peak current limit of the high side switch will constant with duty cycle increases.

Shut-Down Mode

The JW5117 shuts down when voltage at EN pin is below 0.3V. The entire regulator is off and the supply current consumed by the JW5117 drops below 4uA.

Enable and Adjustable UVLO Protection

The JW5117 is enabled when the VIN pin voltage rises above 4.4V and the EN pin voltage exceeds the enable threshold of 1.22V. The JW5117 is disabled when the VIN pin voltage falls below 4.2V or when the EN pin voltage is below 1.12V. The EN pin has an internal pull-up resistor that enables operation of the JW5117 when the EN pin floats.

If an application requires a higher VIN under-voltage lockout (UVLO) threshold, use a resistive divider connected between VIN and

ground with the central tap connected to EN to adjust the input voltage UVLO. (Shown in Figure 7). So that when V_{IN} rises to the pre-set value, EN rises above 1.22V to enable the device and when V_{IN} drops below the pre-set value, EN drops below 1.12V to trigger input under voltage lockout protection.




Figure7. Adjustable UVLO

The input voltage UVLO threshold (V_{UVLO}) and hysteresis (V_{UVLO_HYS}) can be calculated by the following equation.

$$V_{UVLO} = \left(V_{EN_TH} - \frac{2.5V}{1.25M\Omega * \frac{R_{UVLO_upper} + R_{UVLO_lower}}{R_{UVLO_upper} * R_{UVLO_lower}} + 1} \right) * \left(R_{UVLO_upper} * \frac{1.25M\Omega + R_{UVLO_lower}}{1.25M\Omega * R_{UVLO_lower}} + 1 \right)$$

$$V_{UVLO_HYS} = \left(R_{UVLO_upper} * \frac{1.25M\Omega + R_{UVLO_lower}}{1.25M\Omega * R_{UVLO_lower}} + 1 \right) * V_{EN_HYS}$$

When $R_{UVLO_lower} \leq 100K\Omega$, V_{UVLO} can be calculated approximately according to the following equation.

$$V_{UVLO} = \frac{R_{UVLO_upper} + R_{UVLO_lower}}{R_{UVLO_lower}} * V_{EN_TH}$$

$$V_{UVLO_HYS} = \frac{R_{UVLO_upper} + R_{UVLO_lower}}{R_{UVLO_lower}} * V_{EN_HYS}$$

where

V_{EN_TH} is enable shutdown threshold (1.22V typ.);

V_{EN_HYS} is enable shutdown hysteresis (100mV typ.);

External Soft-start

Soft-start is designed in JW5117 to prevent the converter output voltage from overshooting during startup and short-circuit recovery. An internal current source (I_{SS}) of 1.8uA is designed to charge the external soft-start capacitor (C_{SS}) and generates a soft-start (SS) voltage ramping up from 0V to 4V. When it is less than internal reference voltage (V_{REF} , typ. 0.8V), SS voltage overrides V_{REF} and the error amplifier uses SS voltage as the reference. When SS exceeds V_{REF} , V_{REF} regains control.

The soft start time (10% to 90%) T_{SS} can be calculated by the following equation.

$$T_{SS} (ms) := \frac{C_{SS} (nF) \cdot V_{REF} (V) \cdot 0.8}{I_{SS} (\mu A)}$$

Switching Frequency

The switching frequency of JW5117 can be programmed by the resistor R_T from the RT pin and GND pin over a wide range from 100 kHz to 2000 kHz. The RT pin voltage is typically 1.2V and must have a resistor to ground to set the switching frequency. The R_T resistance can be calculated by the following equation for a given switching frequency f_{sw} .

$$R_T (K\Omega) = \frac{92417}{f_{sw} (KHz)} - 23$$

$$f_{sw} (KHz) = \frac{92417}{(R_T + 23) (K\Omega)}$$

To reduce the solution size one would typically set the switching frequency as high as possible, but tradeoffs of the conversion efficiency, maximum input voltage and minimum controllable on time should be considered. The minimum controllable on time is typically 100 ns which limit the maximum operating frequency in applications with high input to output step down ratios.

Maximum Switching Frequency

To protect the converter in overload conditions at higher switching frequencies and input voltages, the JW5117 implements a frequency fold-back. The oscillator frequency is divided by 4 as the FB voltage drops from 0.8V to below 0.35V. When the FB voltage rise above 0.4V, the frequency exist fold-back state. The oscillator frequency is divided by 8 as the FB voltage drops to 0.18V. When the FB voltage rise above 0.2V, the frequency exist fold-back state.

When the output voltage is forced low by the shorted load, the inductor current decreases slowly during the switch off time. The frequency fold-back effectively increases the off time by increasing the period of the switching cycle providing more time for the inductor current to ramp down.

The frequency fold-back effectively increases the off time by increasing the period of the switching cycle providing more time for the inductor current to ramp down. With a maximum frequency fold-back ratio of 8, there is a maximum frequency at which the inductor current can be controlled by frequency fold-back protection.

The following equation calculates the maximum switching frequency at which the inductor current will remain under control when V_{out} is forced to V_{out_sc} . The selected operating frequency should not exceed the calculated value.

$$f_{sw_sc} = \frac{f_{DIV}}{t_{ON}} * \left(\frac{I_{LIMIT} * R_{dc} + V_{out_sc} + V_d}{V_{in} - I_{LIMIT} * R_{DSON} + V_d} \right)$$

The following equation calculates the maximum switching frequency limitation set by the minimum controllable on time and the input to output step down ratio. Setting the switching frequency above this value will cause the regulator to skip switching pulses to achieve the low duty cycle required to regulate the output at maximum input voltage.

$$f_{sw_maxskip} = \frac{1}{t_{ON}} * \left[\frac{I_{OUT} * (R_{dc} + V_{out}) + V_d}{V_{in} - I_{OUT} * R_{DSON} + V_d} \right]$$

where I_{OUT} means output current,

I_{LIM} means current limit

R_{dc} means inductor resistance

V_{in} means maximum input voltage

V_{out} means output voltage

V_{out_sc} means output voltage during short

V_d means diode voltage drop

R_{DSON} means switch on resistance

t_{ON} means controllable on time

f_{DIV} means frequency divide equals (1,4,8)

Power Good

The JW5117 has power-good (PG) output. The PG pin is the open drain of a MOSFET. Connect to a voltage source (such as V_{OUT}) through a resistor. When the output voltage becomes within +6% and -7% of the target value, internal comparators detect power good state and the power good signal becomes high. If the feedback voltage goes under -10% or higher +8% of the target value, the power good signal becomes low.

RT Short Protection

If the RT pin is detected to be short to ground, JW5117 is not allowed to switch to prevent abnormal operation state. The regulator can be reactivated again when the short condition at the RT pin is removed.

Overvoltage Protection

Output overvoltage protection (OVP) is designed in JW5117 to minimize voltage overshoot when recovering from output fault conditions or strong unload transients in designs with low output capacitance and the power supply output voltage increase faster than the response of the error amplifier output resulting in an output overshoot.

The OVP feature minimizes output overshoot when using a low value output capacitor by comparing the FB pin voltage to the rising OVP threshold which is nominally 108% of the internal voltage reference. If the FB pin voltage is greater than the rising OVP threshold, the high side MOSFET is immediately disabled to minimize output overshoot. When the FB voltage drops below the falling OVP threshold which is nominally 106% of the internal voltage

reference, the high side MOSFET resumes normal operation.

Thermal Protection

When the temperature of the JW5117 rises above 170°C, it is forced into thermal shut-down.

Only when core temperature drops below 150°C can the regulator becomes active again.

APPLICATION INFORMATION

Output Voltage Set


The output voltage is determined by the resistor divider connected at the FB pin, and the voltage ratio is:

$$V_{FB} = V_{out} * \frac{R_4}{R_3 + R_4}$$

where V_{FB} is the feedback voltage and V_{OUT} is the output voltage.

If R_4 is determined, and then R_3 can be calculated by:

$$R_3 = R_4 * \left(\frac{V_{out}}{0.8} - 1 \right)$$



Input Capacitor

The input capacitor is used to supply the AC input current to the step-down converter and maintain the DC input voltage. Estimate the RMS current in the input capacitor with:

$$I_{CIN} = I_{OUT} * \sqrt{\frac{V_{out}}{V_{in}} * \left(1 - \frac{V_{out}}{V_{in}} \right)}$$

where I_{OUT} is the load current, V_{out} is the output voltage, V_{in} is the input voltage.

The input capacitor can be calculated by the following equation when the input ripple voltage is determined.

$$C_{IN} = \frac{I_{OUT}}{f_{SW} * \Delta V_{in}} * \frac{V_{out}}{V_{in}} * \left(1 - \frac{V_{out}}{V_{in}} \right)$$

where C_{IN} is the input capacitance value, f_{SW} is the switching frequency, ΔV_{in} is the input ripple

voltage.

The input capacitor can be electrolytic, tantalum or ceramic. To minimizing the potential noise, a small X5R or X7R ceramic capacitor, i.e. 0.1 μ F, should be placed as close to the IC as possible when using electrolytic capacitors.

A 4.7 μ F*3/100V ceramic capacitor is recommended in typical application.

Output Capacitor

The output capacitor is required to maintain the DC output voltage, and the capacitance value determines the output ripple voltage. The output voltage ripple can be calculated by:

$$\Delta V_{out} = \frac{V_{out}}{f_{SW} * L} * \left(1 - \frac{V_{out}}{V_{in}} \right) * \left(R_{ESR} + \frac{1}{8 * f_{SW} * C_{OUT}} \right)$$

where C_{OUT} is the output capacitance value and R_{ESR} is the equivalent series resistance value of the output capacitor.

The output capacitor can be low ESR electrolytic, tantalum or ceramic, which lower ESR capacitors get lower output ripple voltage. The output capacitors also affect the system stability and transient response, and a 60 μ F ceramic capacitor is recommended in typical application.

Inductor

The inductor is used to supply constant current to the output load, and the value determines the ripple current which affect the efficiency and the output voltage ripple. The ripple current is typically allowed to be 40% of the maximum switch current limit, thus the inductance value can be calculated by:

$$L = \frac{V_{out}}{f_{sw} * \Delta I_L} * \left(1 - \frac{V_{out}}{V_{in}}\right)$$

where V_{in} is the input voltage, V_{out} is the output voltage, f_{sw} is the switching frequency, and ΔI_L is the peak-to-peak inductor ripple current.

External Bootstrap Capacitor

The bootstrap capacitor is required to supply voltage to the top switch driver. A 0.1 μ F low ESR ceramic capacitor is recommended to connected to the BST pin and SW pin.

External Diode

The JW5117 requires an external catch diode between the SW pin and GND. The selected diode must have a reverse voltage rating equal to or greater than $V_{IN(max)}$. The peak current rating of the diode must be greater than the maximum inductor current. Schottky diodes are typically a good choice for the catch diode due to their low forward voltage. The lower the forward voltage of the diode, the higher the efficiency of the regulator. Typically, diodes with higher voltage and current ratings have higher forward voltages. A diode with a minimum of 60 V reverse voltage is preferred to allow input voltage transients up to the rated voltage of the JW5117. The select forward voltage of Schottky Diode must be less than the restriction of forward voltage in Figure 1 at operating temperature range to avoid the IC malfunction.




Figure 1. Restriction of Forward Voltage vs. Temperature

For the example design, the PDS760 Schottky diode is selected for its lower forward voltage and good thermal characteristics compared to smaller devices. The typical forward voltage of the PDS760 is 0.52 V at 5 A.

Compensation Network Design

In order to ensure stable operation while maximizing the dynamic performance, the appropriate loop compensation is important. Generally, follow the steps below to calculate the compensation components :

1. Set up the crossover frequency, f_c . In general, one-twentieth to one-sixth of the switching frequency is recommended to be the crossover frequency.
2. R_1 can be determined by:

$$R_1 = \frac{2\pi * f_c * C_{OUT}}{g_M * g_{CS}} * \frac{R_4 + R_3}{R_4} - R_{comp}$$

where $g_M=325\mu A/V$, $g_{CS}=18A/V$,
 $R_{comp}=5K\Omega$

3. A compensation zero can be placed at or before the dominant pole of buck which is provided by output capacitor and maximum output loading (R_L). Calculate C_1 :

$$C_1 = \frac{C_{OUT} * R_L}{R_1 + R_{comp}}$$


4. The compensation pole is set to the frequency at the ESR zero or 1/2 of the operating frequency. Output capacitor and its ESR provide a zero, and optional C₂ can be used to cancel this zero.

$$C_2 = \frac{C_{OUT} * R_{ESR}}{R_1}$$

If 1/2 of the operating frequency is lower than the ESR zero, the compensation pole is set at 1/2 of the operating frequency.

$$C_2 = \frac{1}{2\pi * \frac{f_{SW}}{2} * R_1}$$


5. Generally, C₂ is an optional component used to enhance noise immunity.



PCB Layout Note

For minimum noise problem and best operating performance, the PCB is preferred to following the guidelines as reference.

1. Place the input decoupling capacitor as close to JW5117 (VIN pin and GND pin) as possible to eliminate noise at the input pin. The loop area formed by input capacitor and GND must be minimized.
2. Put the feedback trace as short as possible, and far away from the inductor and noisy power traces like SW node.
3. Keep the switching node SW short to prevent excessive capacitive coupling
4. Make Vin, Vout and ground bus connections as wide as possible. This reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.




REFERENCE DESIGN

V_{IN} : 14V~45V

V_{OUT} : 12V


I_{OUT} : 0~5A




V_{IN} : 8V~45V

V_{OUT} : 5V

I_{OUT} : 0~5A



PACKAGE OUTLINE



IMPORTANT NOTICE

- Joulwatt Technology Inc. reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein.
- Any unauthorized redistribution or copy of this document for any purpose is strictly forbidden.
- Joulwatt Technology Inc. does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Copyright © 2019 JW5117 Incorporated.

All rights are reserved by Joulwatt Technology Inc.