JJMICROELECTRONICS

100V, 53A, 5.8mΩ N-channel Power SGT MOSFET JMSL1009PF

Features

- Excellent $\mathsf{R}_{\mathsf{DS}(\mathsf{ON})}$ and Low Gate Charge
- 100% UIS Tested
- 100% ΔVds Tested
- Halogen-free; RoHS-compliant


Applications

- Load Switch
- PWM Application
- Power Management



Parameters	Value	Unit
V _{DSS}	100	V
V _{GS(th)_Typ}	1.7	V
I _D (@V _{GS} =10V)	53	А
$R_{DS(ON)_Typ} (@V_{GS} = 10V$	5.8	mΩ





Pin Assignment

 \oplus

Schematic Diagram

Ordering Information

TO-220FP-3L Top View

Device	Marking	MSL	Form	Package	Tube(pcs)	Per Carton (pcs)
JMSL1009PF	SL1009P	N A	Tube	TO-220FP	50	5000

 \oplus

ы

Absolute Maximum Ratings (@ $T_c = 25^{\circ}C$ unless otherwise specified)

Symbol	Parameter		Value	Unit	
V _{DS}	Drain-to-Source Voltage		100	V	
V _{GS}	Gate-to-Source Voltage		±20	V	
1-	Continuous Drain Current	$T_C = 25^{\circ}C$	53	А	
ID	Continuous Drain Current	$T_{\rm C} = 100^{\circ}{\rm C}$	33	~	
I _{DM}	Pulsed Drain Current ⁽¹⁾		Refer to Fig.4	А	
E _{AS}	Single Pulsed Avalanche Energy ⁽²⁾		238	mJ	
P _D	Power Dissipation	$T_{C} = 25^{\circ}C$	44	W	
٢D	rower Dissipation	$T_{c} = 100^{\circ}C$	17	vv	
T _J , T _{STG}	Junction & Storage Temperature Range		-55 to 150	°C	

Thermal Characteristics

Symbol Parameter		Мах	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient ⁽³⁾	57	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction to Case	2.9	0,00

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
-	racteristics	Contailone			maxi	•
V _{(BR)DSS}	Drain-Source Breakdown Voltage	I _D = 250μA, V _{GS} = 0V	100	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 80V, V_{GS} = 0V$	-	_	1.0	μA
I _{GSS}	Gate-Body Leakage Current	$V_{DS} = 0V, V_{GS} = \pm 20V$	-	-	±100	nA
	racteristics			l		10.4
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1.2	1.7	2.2	V
	Static Drain-Source ON-Resistance ⁽⁴⁾	V _{GS} = 10V, I _D = 20A	-	5.8	7.5	mΩ
	c Characteristics					
R _g	Gate Resistance	f = 1MHz	-	1.8	-	Ω
C _{iss}	Input Capacitance		1868	2615	3661	pF
C _{oss}	Output Capacitance	$V_{GS} = 0V, V_{DS} = 50V,$ f = 1MHz	576	806	1128	pF
C _{rss}	Reverse Transfer Capacitance		16	22	44	pF
Qg	Total Gate Charge		31	44	59	nC
Q _{gs}	Gate Source Charge	$V_{GS} = 0 \text{ to } 10V$ $V_{DS} = 50V, I_D = 20A$	-	9.1	-	nC
Q _{gd}	Gate Drain("Miller") Charge	$v_{\rm DS} = 30 v, v_{\rm D} = 20 A$	-	8.6	-	nC
Switchi	ng Characteristics					
t _{d(on)}	Turn-On DelayTime		-	11	-	ns
t _r	Turn-On Rise Time	V _{GS} = 10V, V _{DD} = 50V	-	18	-	ns
t _{d(off)}	Turn-Off DelayTime	I_{D} = 20A, R_{GEN} = 6.2 Ω	-	50	-	ns
t _f	Turn-Off Fall Time	-	-	40	-	ns
Body D	iode Characteristics				1	
I _S	Maximum Continuous Body Diode Forward Current			-	53	А
I _{SM}	Maximum Pulsed Body Diode Forward Curr	ent	-	-	212	А
V_{SD}	Body Diode Forward Voltage	$V_{GS} = 0V, I_{S} = 20A$	-		1.2	V
trr	Body Diode Reverse Recovery Time	L = 200 di/dt = 4000//	35	49	69	ns
Qrr	Body Diode Reverse Recovery Charge	I _F = 20A, di/dt = 100A/us	-	67	-	nC

Electrical Characteristics (T_J = 25°C unless otherwise specified)

Notes:

1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.

2. E_{AS} condition: Starting T_J =25C, V_{DD} =50V, V_{GS} =10V, R_G =250hm, L=3mH, I_{AS} =12.6A, V_{DD} =0V during time in avalanche.

3. R_{BJA} is measured with the device mounted on FR-4 substrate PC board, 2oz copper, with minimum recommended pad layout.

4. Pulse Test: Pulse Width \leq 300µs, Duty Cycle \leq 0.5%.



150


T_c(°C) Case Temperature




Figure 1: Power De-rating Figure 2: Current De-rating 1.2 80 $V_{GS} = 10V$ 1 60 0.8 **PD Multiplier** 0.6 0.4 **€** 40 20 0.2 0 0 0 25 50 100 125 0 25 50 75 100 125 150 75 T_c(°C) Case Temperature

Typical Performance Characteristics















Typical Performance Characteristics


www.jjwdz.com All product information is copyrighted and subject to legal disclaimers.


М
























Test Circuit




Figure 1: Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveform




Figure 3: Unclamped Inductive Switching Test Circuit& Waveform






Figure 4: Diode Recovery Test Circuit & Waveform




Package Mechanical Data(TO-220F-3L)

Package Outline





Top View



Side View

	N	IILLIMETE	R		
DIM.	MIN.	NOM.	MAX.		
Α	4.50	4.70	4.90		
D	15.20	15.87	16.10		
D1	8.80		9.50		
Е	9.70	10.10	10.40		
F	2.44		2.75		
b	0.70	0.80	0.91		
b1	1.10	1.35	1.55		
с	0.45	0.50	0.65		
e	2.54 BSC				
G	6.40	6.70	6.90		
L	12.00	13.10	14.50		
L1	3.13		3.57		
Q	2.60	2.75	2.85		
Q1	3.20	3.30	3.40		
R	3.05		3.28		

Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co.,Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement. Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.

is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd.

