

100V, 53A, 5.8mΩ N-channel Power SGT MOSFET

JMSL1009PF

Features


- Excellent $R_{DS(ON)}$ and Low Gate Charge
- 100% UIS Tested
- 100% ΔV_{ds} Tested
- Halogen-free; RoHS-compliant

Applications


- Load Switch
- PWM Application
- Power Management

Product Summary


Parameters	Value	Unit
V_{DSS}	100	V
$V_{GS(th_Typ)}$	1.7	V
$I_D (@ V_{GS}=10V)$	53	A
$R_{DS(ON_Typ)} (@ V_{GS}=10V)$	5.8	mΩ



TO-220FP-3L Top View



Pin Assignment



Schematic Diagram

Ordering Information

Device	Marking	MSL	Form	Package	Tube(pcs)	Per Carton (pcs)
JMSL1009PF	SL1009P	N A	Tube	TO-220FP	50	5000

Absolute Maximum Ratings (@ $T_C = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Value	Unit
V_{DS}	Drain-to-Source Voltage	100	V
V_{GS}	Gate-to-Source Voltage	± 20	V
I_D	Continuous Drain Current	$T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$	A
I_{DM}	Pulsed Drain Current ⁽¹⁾	Refer to Fig.4	A
E_{AS}	Single Pulsed Avalanche Energy ⁽²⁾	238	mJ
P_D	Power Dissipation	$T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$	W
T_J, T_{STG}	Junction & Storage Temperature Range	-55 to 150	$^\circ\text{C}$

Thermal Characteristics





Symbol	Parameter	Max	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient ⁽³⁾	57	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance, Junction to Case	2.9	

Electrical Characteristics ($T_J = 25^\circ\text{C}$ unless otherwise specified)







Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Off Characteristics						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	I _D = 250μA, V _{GS} = 0V	100	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 80V, V _{GS} = 0V	-	-	1.0	μA
I _{GSS}	Gate-Body Leakage Current	V _{DS} = 0V, V _{GS} = ±20V	-	-	±100	nA
On Characteristics						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	1.2	1.7	2.2	V
R _{DS(ON)}	Static Drain-Source ON-Resistance ⁽⁴⁾	V _{GS} = 10V, I _D = 20A	-	5.8	7.5	mΩ
Dynamic Characteristics						
R _g	Gate Resistance	f = 1MHz	-	1.8	-	Ω
C _{iss}	Input Capacitance	V _{GS} = 0V, V _{DS} = 50V, f = 1MHz	1868	2615	3661	pF
C _{oss}	Output Capacitance		576	806	1128	pF
C _{rss}	Reverse Transfer Capacitance		16	22	44	pF
Q _g	Total Gate Charge	V _{GS} = 0 to 10V V _{DS} = 50V, I _D = 20A	31	44	59	nC
Q _{gs}	Gate Source Charge		-	9.1	-	nC
Q _{gd}	Gate Drain("Miller") Charge		-	8.6	-	nC
Switching Characteristics						
t _{d(on)}	Turn-On DelayTime	V _{GS} = 10V, V _{DD} = 50V I _D = 20A, R _{GEN} = 6.2Ω	-	11	-	ns
t _r	Turn-On Rise Time		-	18	-	ns
t _{d(off)}	Turn-Off DelayTime		-	50	-	ns
t _f	Turn-Off Fall Time		-	40	-	ns
Body Diode Characteristics						
I _S	Maximum Continuous Body Diode Forward Current		-	-	53	A
I _{SM}	Maximum Pulsed Body Diode Forward Current		-	-	212	A
V _{SD}	Body Diode Forward Voltage	V _{GS} = 0V, I _S = 20A	-		1.2	V
trr	Body Diode Reverse Recovery Time	I _F = 20A, di/dt = 100A/us	35	49	69	ns
Qrr	Body Diode Reverse Recovery Charge		-	67	-	nC

- Notes:
1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.
 2. E_{AS} condition: Starting $T_J = 25^\circ\text{C}$, $V_{DD} = 50\text{V}$, $V_{GS} = 10\text{V}$, $R_G = 25\text{ohm}$, $L = 3\text{mH}$, $I_{AS} = 12.6\text{A}$, $V_{DD} = 0\text{V}$ during time in avalanche.
 3. $R_{\theta JA}$ is measured with the device mounted on FR-4 substrate PC board, 2oz copper, with minimum recommended pad layout.
 4. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 0.5\%$.

Typical Performance Characteristics

Figure 1: Power De-rating

Figure 2: Current De-rating

Figure 3: Normalized Maximum Transient Thermal Impedance

Figure 4: Peak Current Capacity


Typical Performance Characteristics

Figure 5: Output Characteristics

Figure 6: Typical Transfer Characteristics

Figure 7: On-resistance vs. Drain Current

Figure 8: Body Diode Characteristics

Figure 9: Gate Charge Characteristics

Figure 10: Capacitance Characteristics


Typical Performance Characteristics

Figure 11: Normalized Breakdown voltage vs. Junction Temperature




Figure 12: Normalized on Resistance vs. Junction Temperature




Figure 13: Normalized Threshold Voltage vs. Junction Temperature




Figure 14: $R_{DS(ON)}$ vs. V_{GS}





Figure 15: Maximum Safe Operating Area



Test Circuit




Figure 1: Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveform




Figure 3: Unclamped Inductive Switching Test Circuit & Waveform





Figure 4: Diode Recovery Test Circuit & Waveform

Package Mechanical Data(TO-220F-3L)

Package Outline



DIM.	MILLIMETER		
	MIN.	NOM.	MAX.
A	4.50	4.70	4.90
D	15.20	15.87	16.10
D1	8.80	--	9.50
E	9.70	10.10	10.40
F	2.44	--	2.75
b	0.70	0.80	0.91
b1	1.10	1.35	1.55
c	0.45	0.50	0.65
e	2.54 BSC		
G	6.40	6.70	6.90
L	12.00	13.10	14.50
L1	3.13	--	3.57
Q	2.60	2.75	2.85
Q1	3.20	3.30	3.40
R	3.05	--	3.28

Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co.,Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement. Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.

 is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd.