

REPETITIVE AVALANCHE AND dv/dt RATED HEXFET[®] TRANSISTORS THRU-HOLE (TO-205AF)

IRFF320
JANTX2N6792
JANTXV2N6792
REF:MIL-PRF-19500/555
400V, N-CHANNEL


Product Summary

Part Number	BVDSS	RDS(on)	Id
IRFF320	400V	1.8Ω	2.0A

The HEXFET[®] technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry and unique processing of this latest "State of the Art" design achieves: very low on-state resistance combined with high transconductance.

The HEXFET transistors also feature all of the well established advantages of MOSFETs such as voltage control, very fast switching, ease of paralleling and temperature stability of the electrical parameters.

They are well suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers and high energy pulse circuits.



T0-39

Features:

- Repetitive Avalanche Ratings
- Dynamic dv/dt Rating
- Hermetically Sealed
- Simple Drive Requirements
- Ease of Paralleling

Absolute Maximum Ratings

	Parameter		Units
I_D @ $V_{GS} = 10V$, $T_C = 25^\circ C$	Continuous Drain Current	2.0	A
I_D @ $V_{GS} = 10V$, $T_C = 100^\circ C$	Continuous Drain Current	1.25	
I_{DM}	Pulsed Drain Current ①	10	
P_D @ $T_C = 25^\circ C$	Max. Power Dissipation	20	W
	Linear Derating Factor	0.16	W/ $^\circ C$
V_{GS}	Gate-to-Source Voltage	± 20	V
EAS	Single Pulse Avalanche Energy ②	0.242	mJ
I_{AR}	Avalanche Current ①	2.2	A
EAR	Repetitive Avalanche Energy ①	2.0	mJ
dv/dt	Peak Diode Recovery dv/dt ③	4.0	V/ns
T_J	Operating Junction	-55 to 150	$^\circ C$
T_{STG}	Storage Temperature Range		
	Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)	
	Weight	0.98(typical)	g

For footnotes refer to the last page

Electrical Characteristics @ T_j = 25°C (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
B _V DSS	Drain-to-Source Breakdown Voltage	400	—	—	V	V _{GS} = 0V, I _D = 1.0mA
ΔB _V DSS/ΔT _J	Temperature Coefficient of Breakdown Voltage	—	0.37	—	V/°C	Reference to 25°C, I _D = 1.0mA
R _{DS(on)}	Static Drain-to-Source On-State Resistance	—	—	1.8	Ω	V _{GS} = 10V, I _D = 1.25A ④
		—	—	1.9		V _{GS} = 10V, I _D = 2.0A ④
V _{GS(th)}	Gate Threshold Voltage	2.0	—	4.0	V	V _{DS} = V _{GS} , I _D = 250μA
g _{fs}	Forward Transconductance	1.0	—	—	S	V _{DS} > 15V, I _{DS} = 1.25A ④
I _{DSS}	Zero Gate Voltage Drain Current	—	—	25	μA	V _{DS} = 320V, V _{GS} = 0V
		—	—	250		V _{DS} = 320V V _{GS} = 0V, T _J = 125°C
I _{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA	V _{GS} = 20V
I _{GSS}	Gate-to-Source Leakage Reverse	—	—	-100		V _{GS} = -20V
Q _g	Total Gate Charge	8.7	—	22	nC	V _{GS} = 10V, I _D = 2.0A V _{DS} = 200V
Q _{gs}	Gate-to-Source Charge	0.8	—	3.0		
Q _{gd}	Gate-to-Drain ('Miller') Charge	4.2	—	14		
t _{d(on)}	Turn-On Delay Time	—	—	40	ns	V _{DD} = 175V, I _D = 2.0A V _{GS} = 10V, R _G = 7.5Ω
t _r	Rise Time	—	—	35		
t _{d(off)}	Turn-Off Delay Time	—	—	60		
t _f	Fall Time	—	—	35		
L _S + L _D	Total Inductance	—	7.0	—	nH	Measured from drain lead (6mm/0.25in. from package) to source lead (6mm/0.25in. from package)
C _{iss}	Input Capacitance	—	350	—	pF	V _{GS} = 0V, V _{DS} = 25V f = 1.0MHz
C _{oss}	Output Capacitance	—	100	—		
C _{rss}	Reverse Transfer Capacitance	—	45	—		

Source-Drain Diode Ratings and Characteristics





	Parameter	Min	Typ	Max	Units	Test Conditions
I _S	Continuous Source Current (Body Diode)	—	—	2.0	A	
I _{SM}	Pulse Source Current (Body Diode) ①	—	—	10		
V _{SD}	Diode Forward Voltage	—	—	1.4	V	T _j = 25°C, I _S = 2.0A, V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time	—	—	650	ns	T _j = 25°C, I _F = 2.0A, di/dt ≤ 100A/μs V _{DD} ≤ 50V ④
Q _{RR}	Reverse Recovery Charge	—	—	5.0	μC	
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

Thermal Resistance

	Parameter	Min	Typ	Max	Units	Test Conditions
R _{thJC}	Junction-to-Case	—	—	6.25	°C/W	Typical socket mount.
R _{thJA}	Junction-to-Ambient	—	—	175		

Note: Corresponding Spice and Saber models are available on International Rectifier Website.

For footnotes refer to the last page






Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current





Fig 13b. Gate Charge Test Circuit

Foot Notes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② $V_{DD} = 50V$, starting $T_J = 25^\circ C$,
Peak $I_L = 2.2A$, $L = 100\mu H$
- ③ $I_{SD} \leq 2.0A$, $di/dt \leq 65A/\mu s$,
 $V_{DD} \leq 400V$, $T_J \leq 150^\circ C$
Suggested $R_G = 7.5 \Omega$
- ④ Pulse width $\leq 300 \mu s$; Duty Cycle $\leq 2\%$

Case Outline and Dimensions — TO-205AF(Modified TO-39)



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME 14.5M-1994.
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
3. CONTROLLING DIMENSION: INCH.
4. CONFORMS TO JEDEC OUTLINE TO-205AF (TO-39).

LEGEND

- 1- SOURCE
- 2- GATE
- 3- DRAIN