# JANSR2N7294

# Formerly FRF250R4

June 1998

# 23A, 200V, 0.115 Ohm, Rad Hard, N-Channel Power MOSFET

#### **Features**

- 23A, 200V,  $r_{DS(ON)} = 0.115\Omega$
- Total Dose
  - Meets Pre-RAD Specifications to 100K RAD (Si)
- Dose Rate
  - Typically Survives 3E9 RAD (Si)/s at 80% BVDSS
  - Typically Survives 2E12 if Current Limited to IDM
- Photo Current
  - 12nA Per-RAD(Si)/s Typically
- Neutron
  - Maintain Pre-RAD Specifications for 1E13 Neutrons/cm<sup>2</sup>
  - Usable to 1E14 Neutrons/cm<sup>2</sup>

### Ordering Information

| PART NUMBER | PACKAGE  | BRAND       |
|-------------|----------|-------------|
| JANSR2N7294 | TO-254AA | JANSR2N7294 |

Die family TA17652.

MIL-PRF-19500/605.

#### Description

The Intersil Corporation has designed a series of SECOND GENERATION hardened power MOSFETs of both N-Channel and P-Channel enhancement types with ratings from 100V to 500V, 1A to 60A, and on resistance as low as  $25 \text{m}\Omega$ . Total dose hardness is offered at 100K RAD (Si) and 1000K RAD (Si) with neutron hardness ranging from 1E13 for 500V product to 1E14 for 100V product. Dose rate hardness (GAMMA DOT) exists for rates to 1E9 without current limiting and 2E12 with current limiting.

This MOSFET is an enhancement-mode silicon-gate power field effect transistor of the vertical DMOS (VDMOS) structure. It is specially designed and processed to exhibit minimal characteristic changes to total dose (GAMMA) and neutron (n<sup>o</sup>) exposures. Design and processing efforts are also directed to enhance survival to dose rate (GAMMA DOT) exposure.


Also available at other radiation and screening levels. See us on the web, Intersil' home page: http://www.intersil.com. Contact your local Intersil Sales Office for additional information

## Symbol



## **Package**

#### TO-254AA



CAUTION: Beryllia Warning per MIL-S-19500 refer to package specifications.

#### JANSR2N7294

# **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

|   | JANSR2N7294 | UNITS |
|---|-------------|-------|
| Drain to Source Voltage                                       | 200         | V     |
| Drain to Gate Voltage ( $R_{GS} = 20k\Omega$ )                | 200         | V     |
| Continuous Drain Current                                      |             |       |
| $T_C = 25^{\circ}C$ $I_D$                                     | 23          | Α     |
| $T_C = 100^{\circ}C$ $I_D$                                    | 15          | Α     |
| Pulsed Drain CurrentI <sub>DM</sub>                           | 69          | Α     |
| Gate to Source VoltageV <sub>GS</sub>                         | ±20         | V     |
| Maximum Power Dissipation                                     |             |       |
| $T_C = 25^{\circ}C$ $P_T$                                     | 125         | W     |
| $T_C = 100^{\circ}C \dots P_T$                                | 50          | W     |
| Linear Derating Factor  | 1.00        | W/oC  |
| Single Pulsed Avalanche Current, L = 100μH, (See Test Figure) | 69          | Α     |
| Continuous Source Current (Body Diode)                        | 23          | Α     |
| Pulsed Source Current (Body Diode)                            | 69          | Α     |
| Operating and Storage Temperature                             | -55 to 150  | οС    |
| Lead Temperature (During Soldering)                           | 300         | °C    |
| (Distance >0.063in (1.6mm) from Case, 10s Max)                |             |       |
| Weight (Typical)  | 9.3         | g     |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

# **Electrical Specifications** T<sub>C</sub> = 25°C, Unless Otherwise Specified

| PARAMETER                                  | SYMBOL              | TEST CONDITIONS                                   |                                 | MIN | TYP | MAX   | UNITS |
|--|---------------------|---|---------------------------------|-----|-----|-------|-------|
| Drain to Source Breakdown Voltage          | BV <sub>DSS</sub>   | $I_D = 1 \text{mA}, V_{GS} = 0 \text{V}$          |                                 | 200 | -   | -     | V     |
| Gate Threshold Voltage                     | V <sub>GS(TH)</sub> | $V_{GS} = V_{DS}$                                 | $T_{C} = -55^{\circ}C$          | -   | -   | 5.0   | V     |
|  |                     | I <sub>D</sub> = 1mA                              | $T_{C} = 25^{\circ}C$           | 2.0 | -   | 4.0   | V     |
|  |                     |   | $T_{C} = 125^{\circ}C$          | 1.0 | -   | -     | V     |
| Zero Gate Voltage Drain Current            | I <sub>DSS</sub>    | V <sub>DS</sub> = 160V,                           | $T_{C} = 25^{\circ}C$           | -   | -   | 25    | μΑ    |
|  |                     | $V_{GS} = 0V$                                     | $T_{C} = 125^{\circ}C$          | -   | -   | 250   | μΑ    |
| Gate to Source Leakage Current             | I <sub>GSS</sub>    | $V_{GS} = \pm 20V$ $T_{C} = 25^{\circ}C$          |                                 | -   | -   | 100   | nA    |
|  |                     | $T_{\rm C} = 125^{\rm o}{\rm C}$                  | -                               | -   | 200 | nA    |       |
| Drain to Source On-State Voltage           | V <sub>DS(ON)</sub> | V <sub>GS</sub> = 10V, I <sub>D</sub> = 23A       |                                 | -   | -   | 2.78  | V     |
| Drain to Source On Resistance              | r <sub>DS(ON)</sub> | I <sub>D</sub> = 15A,<br>V <sub>GS</sub> = 10V    | $T_{\rm C} = 25^{\rm o}{\rm C}$ | -   | -   | 0.115 | Ω     |
|  |                     |   | $T_{C} = 125^{\circ}C$          | -   | -   | 0.253 | Ω     |
| Turn-On Delay Time                         | t <sub>d(ON)</sub>  | V <sub>DD</sub> = 100V, I <sub>D</sub> = 23A,     |                                 | -   | -   | 156   | ns    |
| Rise Time                                  | t <sub>r</sub>      | $R_L = 4.35\Omega$ , $V_{GS} = R_{GS} = 25\Omega$ | 10V,                            | -   | -   | 510   | ns    |
| Turn-Off Delay Time                        | t <sub>d(OFF)</sub> | 1.63 - 2011                                       |                                 | -   | -   | 574   | ns    |
| Fall Time                                  | t <sub>f</sub>      |   |                                 | -   | -   | 280   | ns    |
| Total Gate Charge (Not on slash sheet)     | Q <sub>g(TOT)</sub> | V <sub>GS</sub> = 0V to 20V                       | V <sub>DD</sub> = 100V,         | -   | -   | 558   | nC    |
| Gate Charge at 10V                         | Q <sub>g(10)</sub>  | V <sub>GS</sub> = 0V to 10V                       | $I_D = 23A$                     | -   | -   | 298   | nC    |
| Threshold Gate Charge (Not on slash sheet) | Q <sub>g(TH)</sub>  | V <sub>GS</sub> = 0V to 2V                        |                                 | -   | -   | 20    | nC    |
| Gate Charge Source                         | Q <sub>gs</sub>     |   |                                 | -   | -   | 66    | nC    |
| Gate Charge Drain                          | Q <sub>gd</sub>     |   |                                 | -   | -   | 144   | nC    |
| Thermal Resistance Junction to Case        | R <sub>0</sub> JC   |   |                                 | -   | -   | 1.0   | oC/W  |
| Thermal Resistance Junction to Ambient     | $R_{	heta JA}$      |   |                                 | -   | -   | 48    | °C/W  |

# **Source to Drain Diode Specifications**

| PARAMETER             | SYMBOL          | TEST CONDITIONS                            | MIN | TYP | MAX  | UNITS |
|-----------------------|-----------------|--|-----|-----|------|-------|
| Forward Voltage       | V <sub>SD</sub> | I <sub>SD</sub> = 25A                      | 0.6 | -   | 1.8  | V     |
| Reverse Recovery Time | t <sub>rr</sub> | $I_{SD} = 25A$ , $dI_{SD}/dt = 100A/\mu s$ | -   | -   | 1700 | ns    |


Electrical Specifications up to 100K RAD  $T_C = 25^{\circ}C$ , Unless Otherwise Specified

| PARAMETER                       |              | SYMBOL              | TEST CONDITIONS                             | MIN | MAX   | UNITS |
|---------------------------------|--------------|---------------------|---|-----|-------|-------|
| Drain to Source Breakdown Volts | (Note 3)     | BV <sub>DSS</sub>   | $V_{GS} = 0$ , $I_D = 1mA$                  | 200 | -     | V     |
| Gate to Source Threshold Volts  | (Note 3)     | V <sub>GS(TH)</sub> | $V_{GS} = V_{DS}$ , $I_D = 1mA$             | 2.0 | 4.0   | V     |
| Gate to Body Leakage            | (Notes 2, 3) | I <sub>GSS</sub>    | $V_{GS} = \pm 20V, V_{DS} = 0V$             | -   | 100   | nA    |
| Zero Gate Leakage               | (Note 3)     | I <sub>DSS</sub>    | $V_{GS} = 0, V_{DS} = 160V$                 | -   | 25    | μΑ    |
| Drain to Source On-State Volts  | (Notes 1, 3) | V <sub>DS(ON)</sub> | $V_{GS} = 10V, I_D = 23A$                   | -   | 2.78  | V     |
| Drain to Source On Resistance   | (Notes 1, 3) | r <sub>DS(ON)</sub> | V <sub>GS</sub> = 10V, I <sub>D</sub> = 15A | -   | 0.115 | Ω     |

#### NOTES:

- 1. Pulse test, 300µs Max.
- 2. Absolute value.
- 3. Insitu Gamma bias must be sampled for both  $V_{GS}$  = 10V,  $V_{DS}$  = 0V and  $V_{GS}$  = 0V,  $V_{DS}$  = 80% BV<sub>DSS</sub>.

# Typical Performance Curves Unless Otherwise Specified



100

T<sub>C</sub> = 25°C

100

T<sub>C</sub> = 25°C

100

100

100

V<sub>DS</sub>, DRAIN TO SOURCE VOLTAGE (V)

FIGURE 1. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE

FIGURE 2. FORWARD BIAS SAFE OPERATING AREA

# Typical Performance Curves Unless Otherwise Specified (Continued)






FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL RESPONSE

#### **Test Circuits and Waveforms**





**BV<sub>DSS</sub>** 

FIGURE 4. UNCLAMPED ENERGY TEST CIRCUIT

FIGURE 5. UNCLAMPED ENERGY WAVEFORMS

# Test Circuits and Waveforms




FIGURE 6. RESISTIVE SWITCHING TEST CIRCUIT




FIGURE 7. RESISTIVE SWITCHING WAVEFORMS




FIGURE 8. BASIC GATE CHARGE WAVEFORM

#### JANSR2N7294

# Screening Information

Screening is performed in accordance with the latest revision in effect of MIL-S-19500, (Screening Information Table).

**Delta Tests and Limits (JANS)**  $T_C = 25^{\circ}C$ , Unless Otherwise Specified

| PARAMETER                       | SYMBOL              | TEST CONDITIONS                               | MAX           | UNITS |
|---------------------------------|---------------------|---|---------------|-------|
| Gate to Source Leakage Current  | I <sub>GSS</sub>    | $V_{GS} = \pm 20V$                            | ±20 (Note 4)  | nA    |
| Zero Gate Voltage Drain Current | I <sub>DSS</sub>    | V <sub>DS</sub> = 80% Rated Value             | ±25 (Note 4)  | μΑ    |
| Drain to Source On Resistance   | r <sub>DS(ON)</sub> | T <sub>C</sub> = 25°C at Rated I <sub>D</sub> | ±20% (Note 5) | Ω     |
| Gate Threshold Voltage          | V <sub>GS(TH)</sub> | I <sub>D</sub> = 1.0mA                        | ±20% (Note 5) | V     |

#### NOTES:

- 4. Or 100% of Initial Reading (whichever is greater).
- 5. Of Initial Reading.

#### **Screening Information**

| TEST                                     | JANS   |
|--|--|
| Gate Stress                              | V <sub>GS</sub> = 30V, t = 250μs   |
| Pind                                     | Required   |
| Pre Burn-In Tests (Note 6)               | MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25°C)   |
| Steady State Gate Bias (Gate Stress)     | MIL-STD-750, Method 1042, Condition B $V_{GS}$ = 80% of Rated Value, $T_A$ = 150°C, Time = 48 hours  |
| Interim Electrical Tests (Note 6)        | All Delta Parameters Listed in the Delta Tests and Limits Table                                      |
| Steady State Reverse Bias (Drain Stress) | MIL-STD-750, Method 1042, Condition A $V_{DS}$ = 80% of Rated Value, $T_A$ = 150°C, Time = 240 hours |
| PDA                                      | 5%   |
| Final Electrical Tests (Note 6)          | MIL-S-19500, Group A,<br>Subgroups 2 and 3   |

#### NOTE:

#### **Additional Screening Tests**

| PARAMETER                     | SYMBOL           | TEST CONDITIONS   | MAX | UNITS |
|-------------------------------|------------------|---|-----|-------|
| Safe Operating Area           | SOA              | V <sub>DS</sub> = 160V, t = 10ms                                  | 1.6 | А     |
| Unclamped Inductive Switching | I <sub>AS</sub>  | V <sub>GS(PEAK)</sub> = 15V, L = 0.1mH                            | 69  | А     |
| Thermal Response              | ΔV <sub>SD</sub> | t <sub>H</sub> = 100ms; V <sub>H</sub> = 25V; I <sub>H</sub> = 4A | 136 | mV    |
| Thermal Impedance             | ΔV <sub>SD</sub> | $t_H = 500 \text{ms}; V_H = 25 \text{V}; I_H = 4 \text{A}$        | 187 | mV    |


# Rad Hard Data Packages - Intersil Power Transistors

- 1. JANS Rad Hard Standard Data Package
  - A. Certificate of Compliance
  - B. Serialization Records
  - C. Assembly Flow Chart
  - D. SEM Photos and Report

<sup>6.</sup> Test limits are identical pre and post burn-in.

#### TO-254AA

#### 3 LEAD JEDEC TO-254AA HERMETIC METAL PACKAGE



|                | INC   | HES       | MILLIMETERS |          |       |
|----------------|-------|-----------|-------------|----------|-------|
| SYMBOL         | MIN   | MAX       | MIN         | MAX      | NOTES |
| Α              | 0.249 | 0.260     | 6.33        | 6.60     | -     |
| A <sub>1</sub> | 0.040 | 0.050     | 1.02        | 1.27     | -     |
| Øb             | 0.035 | 0.045     | 0.89        | 1.14     | 2, 3  |
| D              | 0.790 | 0.800     | 20.07       | 20.32    | -     |
| E              | 0.535 | 0.545     | 13.59       | 13.84    | -     |
| е              | 0.150 | TYP       | 3.81 TYP    |          | 4     |
| e <sub>1</sub> | 0.300 | 0.300 BSC |             | 7.62 BSC |       |
| H <sub>1</sub> | 0.245 | 0.265     | 6.23        | 6.73     | -     |
| J <sub>1</sub> | 0.140 | 0.160     | 3.56        | 4.06     | 4     |
| L              | 0.520 | 0.560     | 13.21       | 14.22    | -     |
| ØP             | 0.139 | 0.149     | 3.54        | 3.78     | -     |
| Q              | 0.110 | 0.130     | 2.80        | 3.30     | -     |

#### NOTES:

- These dimensions are within allowable dimensions of Rev. A of JEDEC outline TO-254AA dated 11-86.
- 2. Add typically 0.002 inches (0.05mm) for solder coating.
- 3. Lead dimension (without solder).
- Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
- 5. Die to base BeO isolated, terminals to case ceramic isolated.
- 6. Controlling dimension: Inch.
- 7. Revision 1 dated 1-93.

# **WARNING!**

#### **BERYLLIA WARNING PER MIL-S-19500**

Packages containing beryllium oxide (BeO) shall not be ground, machined, sandblasted, or subject to any mechanical operation which will produce dust containing any beryllium compound. Packages containing any beryllium compound shall not be subjected to any chemical process (etching, etc.) which will produce fumes containing beryllium or its' compounds.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

#### Sales Office Headquarters

#### **NORTH AMERICA**

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902

TEL: (321) 724-7000 FAX: (321) 724-7240

#### **EUROPE**

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

#### **ASIA**

Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310

FAX: (886) 2 2715 3029