ITL04N65R

N-Channel MOSFET

Applications:

- Adaptor
- Charger
- .SMPS

Lead Free Package and Finish HF Halogen Free


V _{DSS}	R _{DS(ON)} (Typ.)	I _D
650V	2.4Ω	4A

Features:

- RoHS Compliant
- Low ON Resistance
- Low Gate Charge
- Peak Current vs Pulse Width Curve
- Inductive Switching Curves

Ordering Information

PART NUMBER PACK		PACKAGE	BRAND
	ITL04N65R	TO-262	IPS



Absolute Maximum Ratings $T_C=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	ITL04N65R	Units
V _{DSS}	Drain-to-Source Voltage	650	V
I _D	Continuous Drain Current	4	А
	Continuous Drain Current T _C =100℃	2.5	Α
I _{DM}	Pulsed Drain Current (NOTE *1)	16	Α
D	Power Dissipation	75	W
P_D	Derating Factor above 25℃	0.6	W/℃
V _{GS}	Gate-to-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy(NOTE *2)	200	mJ
dv/dt	Peak Diode Recovery dv/dt(NOTE *3)	5	V/ns
TL	Maximum Temperature for Soldering	300	
T_J and T_{STG}	Operating Junction and Storage Temperature Range	150,-55 to150	$^{\circ}$

Thermal Resistance

i iioi iiiai i to	olotalioo			
Symbol	Parameter	Тур.	Units	Test Conditions
R _{θJC}	Junction-to-Case	1.67	°C XW	Water cooled heatsink, P _D adjusted for a peak junction temperature of +150 ℃.
$R_{\theta JA}$	Junction-to-Ambient	65		1 cubic foot chamber, free air.



OFF Characteristics T_C=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	650			V	V _{GS} =0V, I _D =250μA
	Duein to Course Leeleese Course			1	- μΑ -	V_{DS} =650V, V_{GS} =0V T_{J} =25°C
I _{DSS}	Drain-to-Source Leakage Current			100		V_{DS} =520V, V_{GS} =0V T_J =125 $^{\circ}$ C
	Gate-to-Source Forward Leakage			+100	- ^	V _{GS} =+30V
I _{GSS}	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -30V

ON Characteristics T_J=25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
R _{DS(ON)}	StaticDrain-to-Source On-Resistance		2.4	2.8	Ω	V_{GS} =10V, I_D =2A
$V_{GS(TH)}$	Gate Threshold Voltage	2	-	4	V	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$
g _{fs}	Forward Transconductance		3.5		S	V _{DS} =15V, I _D =2A
Pulse width ≤300µs; duty cycle≤ 2%						

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
C _{iss}	Input Capacitance		610			\\ - 0\\\\ - 25\\
C _{oss}	Output Capacitance		53		pF	V_{GS} = 0V, V_{DS} = 25V f =1.0MHz
C _{rss}	Reverse Transfer Capacitance		3.5			
Q _g	Total Gate Charge		14.5			1 -44 \/ -520\/
Q _{gs}	Gate-to-Source Charge		3		nC	$I_D=4A, V_{DD}=520V$ $V_{GS}=10V$
Q_{gd}	Gate-to-Drain ("Miller") Charge		6.5			

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
t _{d(ON)}	Turn-on Delay Time		14		- ns	
t _{rise}	Rise Time		16			V_{DD} =325V, I_{D} =4A,
t _{d(OFF)}	Turn-Off Delay Time		32			V_G =10V R_G =10 Ω
t _{fall}	Fall Time		11			



Source-Drain Diode Characteristics Tc=25 ℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
	Continuous Source Current			4	^	
Is	(Body Diode)			4	Α	T -25°
1	Maximum Pulsed Current			16	Α	T _C =25℃
I _{SM}	(Body Diode)					
V _{SD}	Diode Forward Voltage			1.5	V	I _{SD} =4A, V _{GS} =0V
t _{rr}	Reverse Recovery Time		256		ns	I _F = I _S
Q _{rr}	Reverse Recovery Charge		1200		nC	di/dt=100A/us
Pulse width ≤300µs; duty cycle ≤ 2%						

Notes:

^{*1.} Repetitive rating; pulse width limited by maximum junction temperature.

^{*2.} L=10mH, I_D =6.3A, Start T_J =25 $^{\circ}$ C

^{*3.} I_{SD} =4A,di/dt ≤100A/us, V_{DD} ≤B V_{DS} , Start T_J =25 $^{\circ}$ C



Characteristics Curve:

Figure 1.Maximum Effective Thermal Impedance, Junction-to-Case




Figure 2. Max. Power Dissipation vs Case Temperature

Figure 3. Max. Drain Current vs Case Temperature




Figure 4.Typical Output Characteristics





Figure 5. Typical Transfer Characteristics










Figure 6. Typical Body Diode Transfer Characteristics




Figure 8. Capacitance VS Drain-to-Source Voltage




Figure 7. Typical on Resistance VS Drain Current




Figure 9. Gate Charge VS Gate-to-Source Voltage







Figure 10. Breakdown Voltage VS Temperature

Figure 11. on-Resistance VS Temperature








Figure 12 The shold Voltage vs Junction Temperature

Figure 13. Safe Operating Area







Test Circuits and Waveforms

Figure 14. Gate Charge Test Circuit




Figure 15. Gate Charge Waveforms





Figure 16. Resistive Switching Test Circuit

Figure 17. Resistive Switching Waveforms








Figure 18. Diode Reverse Recovery Test Circuit




Figure 19. Diode Reverse Recovery Waveform






Figure 20. Unclamped Inductive Switching Test Circuit

Figure 21. Unclamped Inductive Switching Waveform







Disclaimers:

InPower Semiconductor Co., Ltd (IPS) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to IPS's terms and conditions supplied at the time of order acknowledgement.

InPower Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing reliability and quality control are used to the extent IPS deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

InPower Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using IPS's components. To minimize risk, customers must provide adequate design and operating safeguards.

InPower Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in IPS's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of IPS's products with statements different from or beyond the parameters stated by InPower Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated IPS's product or service and is unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

InPower Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of InPower Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.