





Typical Characteristic (Continued)



Test Circuits and Waveforms




Figure 15. Unclamped Energy Test Circuit




Figure 16. Unclamped Energy Waveforms

Test Circuits and Waveforms (Continued)




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A ($^{\circ}\text{C}$), and thermal resistance $R_{\theta JA}$ ($^{\circ}\text{C/W}$) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}} \quad (\text{EQ. 1})$$

In using surface mount devices such as the TO-263 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

1. Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
2. The number of copper layers and the thickness of the board.
3. The use of external heat sinks.
4. The use of thermal vias.
5. Air flow and board orientation.
6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Displayed on the curve are $R_{\theta JA}$ values listed in the Electrical Specifications table. The points were chosen to depict the compromise between the copper board area, the thermal resistance and ultimately the power dissipation, P_{DM} .

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2. $R_{\theta JA}$ is defined as the natural log of the area times a coefficient added to a constant. The area, in square inches is the top copper area including the gate and source pads.

$$R_{\theta JA} = 26.51 + \frac{19.84}{(0.262 + A \text{rea})} \quad (\text{EQ. 2})$$




Figure 21. Thermal Resistance vs Mounting Pad Area

SPICE Thermal Model

REV May 2001

ISL9N306AT

CTHERM1 th 6 2.7e-4
 CTHERM2 6 5 3.9e-3
 CTHERM3 5 4 4.2e-3
 CTHERM4 4 3 4.8e-3
 CTHERM5 3 2 1.9e-2
 CTHERM6 2 tl 5.9e-2

RTHERM1 th 6 1.0e-3
 RTHERM2 6 5 4.8e-3
 RTHERM3 5 4 4.5e-2
 RTHERM4 4 3 2.6e-1
 RTHERM5 3 2 3.1e-1
 RTHERM6 2 tl 3.4e-1

SABER Thermal Model

SABER thermal model ISL9N306AT

```
template thermal_model th tl
thermal_c th, tl
{
  ctherm.ctherm1 th 6 = 2.7e-4
  ctherm.ctherm2 6 5 = 3.9e-3
  ctherm.ctherm3 5 4 = 4.2e-3
  ctherm.ctherm4 4 3 = 4.8e-3
  ctherm.ctherm5 3 2 = 1.9e-2
  ctherm.ctherm6 2 tl = 5.9e-2

  rtherm.rtherm1 th 6 = 1.0e-3
  rtherm.rtherm2 6 5 = 4.8e-3
  rtherm.rtherm3 5 4 = 4.5e-2
  rtherm.rtherm4 4 3 = 2.6e-1
  rtherm.rtherm5 3 2 = 3.1e-1
  rtherm.rtherm6 2 tl = 3.4e-1
}
```

