NOT RECOMMENDED FOR NEW DESIGNS
NO RECOMMENDED REPLACEMENT
contact our Technical Support Center at
1-888-INTERSIL or www.intersil.com/tsc

DATASHEET

ISL95874, ISL95875, ISL95876

FN7933 Rev 1.00 March 2, 2012

PWM DC/DC Controllers with VID Inputs for Portable GPU Core-Voltage Regulator

The ISL95874, ISL95875, ISL95876 ICs are Single-Phase Synchronous-Buck PWM regulators featuring Intersil's proprietary R<sup>4</sup> Technology™. The wide 3.3V to 25V input voltage range is ideal for systems that run on battery or AC-adapter power sources. The ISL95875 and ISL95876 are low-cost solutions for applications requiring dynamically selected slew-rate controlled output voltages. The soft-start and dynamic setpoint slew-rates are capacitor programmed. Voltage identification logic-inputs select four (ISL95875, ISL95876) resistor-programmed setpoint reference voltages that directly set the output voltage of the converter between 0.5V and 1.5V, and up to 5V with a feedback voltage divider.

Compared with R<sup>3</sup> modulator, the R<sup>4</sup> modulator has equivalent light-load efficiency, faster transient performance, accurately regulated frequency control and all internal compensation. These updates, together with integrated MOSFET drivers and Schottky bootstrap diode, allow for a high-performance regulator that is highly compact and needs few external components. The differential remote sensing for output voltage and selectable switching frequency are another two new functions. For maximum efficiency, the converter automatically enters diode-emulation mode (DEM) during light-load conditions, such as system standby.

# **Features**

- · Input Voltage Range: 3.3V to 25V
- Output Voltage Range: 0.5V to 5V
- Precision Regulation
  - Proprietary R<sup>4™</sup> Frequency Control Loop
- ±0.5% System Accuracy Over -10°C to +100°C
- Optimal Transient Response
- Intersil's R<sup>4™</sup> Modulator Technology
- · Output Remote Sense
- Extremely Flexible Output Voltage Programmability
- 2-Bit VID Selects Four Independent Setpoint Voltages for ISL95875 and ISL95876
- Simple Resistor Programming of Setpoint Voltages
- Selectable 300kHz, 500kHz, 600kHz or 1MHz PWM Frequency in Continuous Conduction
- · Automatic Diode Emulation Mode for Highest Efficiency
- · Power-Good Monitor for Soft-Start and Fault Detection

# **Applications**

- Mobile PC Graphical Processing Unit VCC Rail
- Mobile PC I/O Controller Hub (ICH) VCC Rail
- Mobile PC Memory Controller Hub (GMCH) VCC Rail




FIGURE 1. ISL95874 APPLICATION SCHEMATIC WITH ONE OUTPUT VOLTAGE SETPOINT AND DCR CURRENT SENSE

# **Application Schematics: ISL95874**




FIGURE 2. ISL95874 APPLICATION SCHEMATIC WITH ONE OUTPUT VOLTAGE SETPOINT AND DCR CURRENT SENSE




FIGURE 3. ISL95874 APPLICATION SCHEMATIC WITH ONE OUTPUT VOLTAGE SETPOINT AND RESISTOR CURRENT SENSE

# **Application Schematics: ISL95875**




FIGURE 4. ISL95875 APPLICATION SCHEMATIC WITH FOUR OUTPUT VOLTAGE SETPOINTS AND DCR CURRENT SENSE




FIGURE 5. ISL95875 APPLICATION SCHEMATIC WITH FOUR OUTPUT VOLTAGE SETPOINTS AND RESISTOR CURRENT SENSE

# **Application Schematics: ISL95876**




FIGURE 6. ISL95876 APPLICATION SCHEMATIC WITH FOUR OUTPUT VOLTAGE SETPOINTS AND DCR CURRENT SENSE




FIGURE 7. ISL95876 APPLICATION SCHEMATIC WITH FOUR OUTPUT VOLTAGE SETPOINTS AND RESISTOR CURRENT SENSE

FN7933 Rev 1.00 March 2, 2012

# **Block Diagram**






FIGURE 8. SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM OF ISL95874, ISL95875, ISL95876

# **Pin Configurations**


ISL95874 (16 LD 2.6X1.8 UTQFN) TOP VIEW



## ISL95875 (20 LD 3.2X1.8 UTQFN) TOP VIEW



### ISL95876 (20 LD 3X4 QFN) TOP VIEW



# **ISL95874 Functional Pin Descriptions**

PIN NUMBER	SYMBOL	DESCRIPTION
1	GND	IC ground for bias supply and signal reference.
2	RTN	Negative remote sense input of $V_{OUT}$ . If resistor divider consisting of $R_{FB}$ and $R_{OFS}$ is used at FB pin, the same resistor divider should be used at RTN pin, i.e. keep $R_{FB1} = R_{FB}$ , and $R_{OFS1} = R_{OFS}$ .
3	EN	Enable input for the IC. Pulling EN above the rising threshold voltage initializes the soft-start sequence.
4	SREF	Soft-start and voltage slew-rate programming capacitor input. Connects internally to the inverting input of the V <sub>SET</sub> voltage setpoint amplifier.
5	FSEL	Input for programming the regulator switching frequency. Pull this pin to VCC for 1MHz switching. Pull this pin to GND with a 100k $\Omega$ resistor for 600kHz switching. Leave this pin floating for 500kHz switching. Pull this pin directly to GND for 300kHz switching.
6	FB	Voltage feedback sense input. Connects internally to the inverting input of the control-loop error amplifier. The converter is in regulation when the voltage at the FB pin equals the voltage on the SREF pin.
7	OCSET	Input for the overcurrent detection circuit. The overcurrent setpoint programming resistor R <sub>OCSET</sub> connects from this pin to the sense node.
8	VO	Output voltage sense input for the R <sup>4</sup> modulator. The VO pin also serves as the reference input for the overcurrent detection circuit.
9	PGOOD	Power-good open-drain indicator output. This pin changes to high impedance when the converter is able to supply regulated voltage.
10	PHASE	Return current path for the UGATE high-side MOSFET driver, V <sub>IN</sub> sense input for the R <sup>4</sup> modulator, and inductor current polarity detector input.
11	UGATE	High-side MOSFET gate driver output. Connect to the gate terminal of the high-side MOSFET of the converter.
12	воот	Positive input supply for the UGATE high-side MOSFET gate driver. The BOOT pin is internally connected to the cathode of the Schottky boot-strap diode. Connect an MLCC between the BOOT pin and the PHASE pin.
13	vcc	Input for the IC bias voltage. Connect +5V to the VCC pin and decouple with at least a MLCC to the GND pin.
14	PVCC	Input for the LGATE and UGATE MOSFET driver circuits. The PVCC pin is internally connected to the anode of the Schottky boot-strap diode. Connect +5V to the PVCC pin and decouple with a MLCC to the PGND pin.
15	LGATE	Low-side MOSFET gate driver output. Connect to the gate terminal of the low-side MOSFET of the converter.
16	PGND	Return current path for the LGATE MOSFET driver. Connect to the source of the low-side MOSFET.



# **ISL95875 Functional Pin Descriptions**

PIN NUMBER	SYMBOL	DESCRIPTION
1	LGATE	Low-side MOSFET gate driver output. Connect to the gate terminal of the low-side MOSFET of the converter.
2	PGND	Return current path for the LGATE MOSFET driver. Connect to the source of the low-side MOSFET.
3	GND	IC ground for bias supply and signal reference.
4	RTN	Negative remote sense input of $V_{OUT}$ . If resistor divider consisting of $R_{FB}$ and $R_{OFS}$ is used at FB pin, the same resistor divider should be used at RTN pin, i.e. keep $R_{FB1} = R_{FB}$ , and $R_{OFS1} = R_{OFS}$ .
5	VID1	Logic input for setpoint voltage selector. Use in conjunction with the VIDO pin to select among four setpoint reference voltages.
6	VIDO	Logic input for setpoint voltage selector. Use in conjunction with the VID1 pin to select among four setpoint reference voltages.
7	SREF	Soft-start and voltage slew-rate programming capacitor input and setpoint reference voltage programming resistor input. Connects internally to the inverting input of the V <sub>SET</sub> voltage setpoint amplifier.
8	SET0	Voltage set-point programming resistor input.
9	SET1	Voltage set-point programming resistor input.
10	FB	Voltage feedback sense input. Connects internally to the inverting input of the control-loop error transconductance amplifier. The converter is in regulation when the voltage at the FB pin equals the voltage on the SREF pin.
11	OCSET	Input for the overcurrent detection circuit. The overcurrent setpoint programming resistor R <sub>OCSET</sub> connects from this pin to the sense node.
12	VO	Output voltage sense input for the R <sup>4</sup> modulator. The VO pin also serves as the reference input for the overcurrent detection circuit.
13	FSEL	Input for programming the regulator switching frequency. Pull this pin to VCC for 1MHz switching. Pull this pin to GND with a $100 \mathrm{k}\Omega$ resistor for $600 \mathrm{kHz}$ switching. Leave this pin floating for $500 \mathrm{kHz}$ switching. Pull this pin directly to GND for $300 \mathrm{kHz}$ switching.
14	PGOOD	Power-good open-drain indicator output. This pin changes to high impedance when the converter is able to supply regulated voltage.
15	EN	Enable input for the IC. Pulling EN above the rising threshold voltage initializes the soft-start sequence.
16	PHASE	Return current path for the UGATE high-side MOSFET driver, V <sub>IN</sub> sense input for the R <sup>4</sup> modulator, and inductor current polarity detector input.
17	UGATE	High-side MOSFET gate driver output. Connect to the gate terminal of the high-side MOSFET of the converter.
18	воот	Positive input supply for the UGATE high-side MOSFET gate driver. The BOOT pin is internally connected to the cathode of the Schottky boot-strap diode. Connect an MLCC between the BOOT pin and the PHASE pin.
19	vcc	Input for the IC bias voltage. Connect +5V to the VCC pin and decouple with at least a MLCC to the GND pin.
20	PVCC	Input for the LGATE and UGATE MOSFET driver circuits. The PVCC pin is internally connected to the anode of the Schottky boot-strap diode. Connect +5V to the PVCC pin and decouple with a MLCC to the PGND pin.



# **ISL95876 Functional Pin Descriptions**

PIN NUMBER	SYMBOL	DESCRIPTION				
1	RTN	Negative remote sense input of $V_{OUT}$ . If resistor divider consisting of $R_{FB}$ and $R_{OFS}$ is used at FB pin, the same resistor divider should be used at RTN pin, i.e. keep $R_{FB1} = R_{FB}$ , and $R_{OFS1} = R_{OFS}$ .				
2	VID1	Logic input for setpoint voltage selector. Use in conjunction with the VIDO pin to select among four setpoint refere voltages.				
3	VIDO	Logic input for setpoint voltage selector. Use in conjunction with the VID1 pin to select among four setpoint reference voltages.				
4	SREF	Soft-start and voltage slew-rate programming capacitor input and setpoint reference voltage programming resistor input. Connects internally to the inverting input of the V <sub>SET</sub> voltage setpoint amplifier.				
5, 6, 7	SETO, SET1, SET2	Voltage set-point programming resistor input.				
8	FB	Voltage feedback sense input. Connects internally to the inverting input of the control-loop error transconductance amplifier. The converter is in regulation when the voltage at the FB pin equals the voltage on the SREF pin.				
9	OCSET	Input for the overcurrent detection circuit. The overcurrent setpoint programming resistor R <sub>OCSET</sub> connects from this pin to the sense node.				
10	VO	Output voltage sense input for the R <sup>4</sup> modulator. The VO pin also serves as the reference input for the overcurrent detection circuit.				
11	FSEL	Input for programming the regulator switching frequency. Pull this pin to VCC for 1MHz switching. Pull this pin to GND with a 100k $\Omega$ resistor for 600kHz switching. Leave this pin floating for 500kHz switching. Pull this pin directly to GND for 300kHz switching.				
12	PGOOD	Power-good open-drain indicator output. This pin changes to high impedance when the converter is able to supply regulated voltage.				
13	EN	Enable input for the IC. Pulling EN above the rising threshold voltage initializes the soft-start sequence.				
14	PHASE	Return current path for the UGATE high-side MOSFET driver, V <sub>IN</sub> sense input for the R <sup>4</sup> modulator, and inductor current polarity detector input.				
15	UGATE	High-side MOSFET gate driver output. Connect to the gate terminal of the high-side MOSFET of the converter.				
16	воот	Positive input supply for the UGATE high-side MOSFET gate driver. The BOOT pin is internally connected to the cathode of the Schottky boot-strap diode. Connect an MLCC between the BOOT pin and the PHASE pin.				
17	vcc	Input for the IC bias voltage. Connect +5V to the VCC pin and decouple with at least a MLCC to the GND pin.				
18	PVCC	Input for the LGATE and UGATE MOSFET driver circuits. The PVCC pin is internally connected to the anode of the Schottky boot-strap diode. Connect +5V to the PVCC pin and decouple with a MLCC to the PGND pin.				
19	LGATE	Low-side MOSFET gate driver output. Connect to the gate terminal of the low-side MOSFET of the converter.				
20	PGND	Return current path for the LGATE MOSFET driver. Connect to the source of the low-side MOSFET.				
Bottom Pad	GND	IC ground for bias supply and signal reference.				



# **Ordering Information**

PART NUMBER (Note 4)	PART MARKING	TEMP RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG.#
ISL95874HRUZ-T (Notes 1, 3)	874	-10 to +100	16 Ld 2.6x1.8 UTQFN	L16.2.6x1.8A
ISL95875HRUZ-T (Notes 1, 3)	875	-10 to +100	20 Ld 3.2x1.8 UTQFN	L20.3.2x1.8
Coming Soon ISL95876HRZ (Note 2)	876	-10 to +100	20 Ld 3x4 QFN	L20.3x4
Coming Soon ISL95876HRZ-T (Notes 1, 2)	876	-10 to +100	20 Ld 3x4 QFN	L20.3x4
ISL95874IRUZ-T (Notes 1, 3)	741	-40 to +100	16 Ld 2.6x1.8 UTQFN	L16.2.6x1.8A
ISL95875IRUZ-T (Notes 1, 3)	751	-40 to +100	20 Ld 3.2x1.8 UTQFN	L20.3.2x1.8
Coming Soon ISL95876IRZ (Note 2)	8701	-40 to +100	20 Ld 3x4 QFN	L20.3x4
Coming Soon ISL95876IRZ-T (Notes 1, 2)	8701	-40 to +100	20 Ld 3x4 QFN	L20.3x4

- 1. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 4. For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL95874</u>, <u>ISL95875</u>, <u>ISL95876</u>. For more information on MSL please see techbrief <u>TB363</u>.

# **Table of Contents**

Application Schematics: ISL95874	
Application Schematics: ISL95875	. 3
Application Schematics: ISL95876	. 4
Block Diagram	. 5
Pin Configurations	. 6
ISL95874 Functional Pin Descriptions	. 7
ISL95875 Functional Pin Descriptions	. 8
ISL95876 Functional Pin Descriptions	. 9
Ordering Information	
Absolute Maximum Ratings	
Thermal Information	
Recommended Operating Conditions.	
Electrical Specifications	
Theory of Operation	
Power-On Reset	
Start-Up Timing	
Start-Up and Voltage-Step Operation for ISL95874	
Output Voltage Programming for ISL95874	
Output Voltage Programming for ISL95875	
Output Voltage Programming for ISL95876	
High Output Voltage Programming	
External Setpoint Reference.	19
R <sup>4</sup> Modulator	19
Stability	
Transient Response	
Diode Emulation	
Overcurrent	
Overvoltage	
Over-Temperature	
PGOOD Monitor	
Integrated MOSFET Gate-Drivers	
Adaptive Shoot-Through Protection.	
General Application Design Guide.	22
Selecting the LC Output Filter	
Selecting the Input Capacitor.	
Selecting the Bootstrap Capacitor.	
Driver Power Dissipation	
MOSFET Selection and Considerations	
Layout Considerations	24
Revision History	26
Products	26
Package Outline Drawing	27
Package Outline Drawing	28
Package Outline Drawing	29



# **Absolute Maximum Ratings**

VCC, PVCC, PGOOD, FSEL to GND
VCC, PVCC to PGND0.3V to +7.0V
GND to PGND0.3V to +0.3V
EN, SETO, SET1, SET2, VO,
VIDO, VID1, FB, RTN, OCSET, SREF0.3V to GND, VCC + 0.3V
BOOT Voltage (V <sub>BOOT-GND</sub> )
BOOT To PHASE Voltage (V <sub>BOOT-PHASE</sub> )0.3V to 7V (DC)
-0.3V to 9V (<10ns)
PHASE Voltage GND - 0.3V to 28V
GND -8V (<20ns Pulse Width, 10μJ)
UGATE Voltage
V <sub>PHASE</sub> - 5V (<20ns Pulse Width, 10μJ) to V <sub>BOOT</sub>
LGATE Voltage
GND - 2.5V (<20ns Pulse Width, 5μJ) to VCC + 0.3V
ESD Rating
Human Body Model 2kV
Machine Model
Charged Device Model1kV
Latch Up JEDEC Class II Level A at +125°C

# **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ (°C/W)	$\theta_{JC}$ (°C/W)
16 Ld UTQFN (Notes 5, 8)	95	52
20 Ld UTQFN (Note 5)	90	N/A
20 Ld QFN (Notes 6, 7)	42	5
Junction Temperature Range	5	55°C to +150°C
Operating Temperature Range		
For "H" Version Parts	10	0°C to +100°C
For "I" Version Parts	40	0°C to +100°C
Storage Temperature	6!	5°C to +150°C
Pb-Free Reflow Profile		see link below
http://www.intersil.com/pbfree/Pb-FreeRe	flow.asp	

# **Recommended Operating Conditions**

Ambient Temperature Range	
For "H" Version Parts	10°C to +100°C
For "I" Version Parts	40°C to +100°C
Converter Input Voltage to GND	3.3V to 25V
VCC, PVCC to GND	5V ±5%

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 5. θ<sub>JA</sub> is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief <u>TB379</u> for details.
- 6. θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 7. For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.
- 8. For  $\theta_{\mbox{\scriptsize JC}},$  the "case temp" location is taken at the package top center.

**Electrical Specifications** All typical specifications T<sub>A</sub> = +25 °C, VCC = 5V. **Boldface limits apply over the operating temperature** range, -40 °C to +100 °C, unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 12)	ТҮР	MAX (Note 12)	UNIT
VCC and PVCC	"			,		,L
VCC Input Bias Current	I <sub>vcc</sub>	EN = 5V, VCC = 5V, FB = 0.55V, SREF < FB	-	1.2	1.9	mA
VCC Shutdown Current	l <sub>VCCoff</sub>	EN = GND, VCC = 5V	-	0	1.0	μΑ
PVCC Shutdown Current	I <sub>PVCCoff</sub>	EN = GND, PVCC = 5V	-	0	1.0	μΑ
VCC POR THRESHOLD						
Rising VCC POR Threshold Voltage	V <sub>VCC_THR</sub>		4.40	4.52	4.60	٧
Falling VCC POR Threshold Voltage	V <sub>VCC_THF</sub>		4.10	4.22	4.35	٧
REGULATION						
System Accuracy		VIDO = VID1 = VCC, PWM Mode = CCM (For "H" Version Parts, T <sub>A</sub> = -10 °C to +100 °C)	-0.5	-	+0.5	%
		VIDO = VID1 = VCC, PWM Mode = CCM	-0.75	-	+0.5	%
PWM	"					
Switching Frequency Accuracy	F <sub>SW</sub>	PWM Mode = CCM (For "H" Version Parts, T <sub>A</sub> = -10 °C to +100 °C)	-20	-	+20	%
		PWM Mode = CCM	-22	-	+20	%
vo	,					
VO Input Impedance	R <sub>VO</sub>	EN = 5V	-	600	-	kΩ
VO Reference Offset Current	I <sub>voss</sub>	V <sub>ENTHR</sub> < EN, SREF = Soft-Start Mode	-	8.5	-	μΑ



**Electrical Specifications** All typical specifications  $T_A = +25 \,^{\circ}$ C, VCC = 5V. Boldface limits apply over the operating temperature range, -40  $^{\circ}$ C to +100  $^{\circ}$ C, unless otherwise stated. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 12)	ТҮР	MAX (Note 12)	UNIT
VO Input Leakage Current	I <sub>VOoff</sub>	EN = GND, VO = 3.6V	-	0	-	μΑ
ERROR AMPLIFIER			<u>'</u>			
FB Input Bias Current	I <sub>FB</sub>	EN = 5V, FB = 0.50V	-20	-	+50	nA
SREF (Note 9)	"		"		I	1
Soft-Start Current	I <sub>SS</sub>	SREF = Soft-Start Mode	8.5	17	25.5	μΑ
Voltage Step Current	I <sub>VS</sub>	SREF = Setpoint-Stepping Mode (For "H" Version Parts, T <sub>A</sub> = -10 °C to +100 °C)	±51	85	±119	μΑ
		SREF = Setpoint-Stepping Mode	±46	±85	±127	μΑ
POWER GOOD			-		+	4
PGOOD Pull-down Impedance	R <sub>PG</sub>	PGOOD = 5mA Sink	-	50	150	Ω
PGOOD Leakage Current	I <sub>PG</sub>	PG00D = 5V	-	0.1	1.0	μΑ
GATE DRIVER		1		1	I	1
UGATE Pull-Up Resistance (Note 10)	R <sub>UGPU</sub>	200mA Source Current	-	1.1	1.7	Ω
UGATE Source Current (Note 10)	lugsrc	UGATE - PHASE = 2.5V	-	1.8	-	Α
UGATE Sink Resistance (Note 10)	R <sub>UGPD</sub>	250mA Sink Current	-	1.1	1.7	Ω
UGATE Sink Current (Note 10)	I <sub>UGSNK</sub>	UGATE - PHASE = 2.5V	-	1.8	-	Α
LGATE Pull-Up Resistance (Note 10)	R <sub>LGPU</sub>	250mA Source Current	-	1.1	1.7	Ω
LGATE Source Current (Note 10)	I <sub>LGSRC</sub>	LGATE - GND = 2.5V	-	1.8	-	Α
LGATE Sink Resistance (Note 10)	R <sub>LGPD</sub>	250mA Sink Current	-	0.55	1.0	Ω
LGATE Sink Current (Note 10)	I <sub>LGSNK</sub>	LGATE - PGND = 2.5V	-	3.6	-	Α
UGATE to LGATE Deadtime	tugflgr	UGATE falling to LGATE rising, no load	-	21	-	ns
LGATE to UGATE Deadtime	tLGFUGR	LGATE falling to UGATE rising, no load	-	21	-	ns
PHASE	"		"	1	I	1
PHASE Input Impedance	R <sub>PHASE</sub>		-	33	-	$\mathbf{k}\Omega$
BOOTSTRAP DIODE				1	I.	.1
Forward Voltage	V <sub>F</sub>	PVCC = 5V, I <sub>F</sub> = 2mA	-	0.58	-	٧
Reverse Leakage	I <sub>R</sub>	V <sub>R</sub> = 25V	-	0	-	μΑ
CONTROL INPUTS				1	I.	.1
EN High Threshold Voltage	V <sub>ENTHR</sub>		2.0	-	-	٧
EN Low Threshold Voltage	V <sub>ENTHF</sub>		-	-	1.0	٧
EN Input Bias Current	I <sub>EN</sub>	EN = 5V	0.85	1.7	2.55	μΑ
EN Leakage Current	I <sub>ENoff</sub>	EN = GND	-	0	1.0	μΑ
VID<0,1> High Threshold Voltage (Note 11)	V <sub>VIDTHR</sub>		0.65	-	-	٧
VID<0,1> Low Threshold Voltage (Note 11)	V <sub>VIDTHF</sub>		-	-	0.5	٧
VID<0,1> Input Bias Current (Note 11)	I <sub>VID</sub>	EN = 5V	-	0.5	-	μΑ
VID<0,1> Leakage Current (Note 11)	l <sub>VIDoff</sub>	EN=0V	-	0	•	μΑ
PROTECTION		1		1	I	1
OCP Threshold Voltage	V <sub>OCPTH</sub>	V <sub>OCSET</sub> - V <sub>O</sub>	-1.75	-	1.75	m۷



# **Electrical Specifications** All typical specifications $T_A = +25 \,^{\circ}$ C, VCC = 5V. Boldface limits apply over the operating temperature range, -40 $\,^{\circ}$ C to +100 $\,^{\circ}$ C, unless otherwise stated. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 12)	ТҮР	MAX (Note 12)	UNIT
OCP Reference Current	loce	EN = 5.0V (For "H" Version Parts, T <sub>A</sub> = -10 ° C to +100 ° C)	7.65	8.5	9.35	μΑ
		EN = 5.0V	7.05	8.5	9.35	μΑ
OCSET Input Resistance	R <sub>OCSET</sub>	EN = 5.0V	-	600	-	kΩ
OCSET Leakage Current	IOCSET	EN = GND	-	0	-	μΑ
UVP Threshold Voltage	V <sub>UVTH</sub>	V <sub>FB</sub> = %V <sub>SREF</sub>	81	84	87	%
OVP Rising Threshold Voltage	V <sub>OVRTH</sub>	V <sub>FB</sub> = %V <sub>SREF</sub> (For "H" Version Parts, T <sub>A</sub> = -10 ° C to +100 ° C)	113	116	120	%
		V <sub>FB</sub> = %V <sub>SREF</sub>	112.5	116	120	%
OVP Falling Threshold Voltage	V <sub>OVFTH</sub>	V <sub>FB</sub> = %V <sub>SREF</sub>	98	102	106	%
OTP Rising Threshold Temperature (Note 10)	T <sub>OTRTH</sub>		-	150	-	°C
OTP Hysteresis (Note 10)	T <sub>OTHYS</sub>		-	25	-	°C

- 9. For ISL95874, there is one internal reference 0.5V. For ISL95875, ISL95876, there are four resistor-programmed reference voltages.
- 10. Limits established by characterization and are not production tested.
- 11. VID function is only for ISL95875, ISL95876.
- 12. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

# **Theory of Operation**

The following sections will provide a detailed description of the ISL95874, ISL95875, ISL95876 internal operation.

#### **Power-On Reset**

The IC is disabled until the voltage at the VCC pin has increased above the rising power-on reset (POR) threshold voltage  $V_{VCC\_THR}$ . The controller will disable when the voltage at the VCC pin decreases below the falling POR threshold voltage  $V_{VCC\_THF}$ . The POR detector has a noise filter of approximately 1 $\mu$ s.

## **Start-Up Timing**

Once VCC has ramped above  $V_{VCC\_THR}$ , the controller will be enabled by pulling the EN pin voltage above the input-high threshold  $V_{ENTHR}$ . In approximately 20µs, the voltage at the SREF pin begins slewing to the designated VID set-point. The converter output voltage at the FB feedback pin follows the voltage at the SREF pin. During soft-start, the regulator always operates in CCM until the soft-start sequence is complete.

# **Start-Up and Voltage-Step Operation for ISL95874**

When the voltage on the VCC pin has ramped above the rising power-on reset voltage  $v_{VCC\_THR},$  and the voltage on the EN pin has increased above the rising enable threshold voltage  $v_{ENTHR},$  the SREF pin releases its discharge clamp, and enables the reference amplifier  $v_{SET}.$  The soft-start current  $l_{SS}$  is limited to  $17\,\mu\text{A}$  and is sourced out of the SREF pin and charges capacitor  $c_{SOFT}$  until  $v_{SREF}$  equals  $v_{REF}.$  The regulator controls the PWM such that the voltage on the FB pin tracks the rising voltage on the SREF pin. The elapsed time from when the EN pin is asserted to when  $v_{SREF}$  has charged  $c_{SOFT}$  to  $v_{REF}$  is called the soft-start delay  $t_{SS}$ , which is given by Equation 1:

$$t_{SS} = \frac{v_{SREF} \cdot c_{SOFT}}{v_{SS}}$$
 (EQ. 1)

#### Where:

- I<sub>SS</sub> is the soft-start current source at the 17µA limit
- V<sub>SREF</sub> is the buffered V<sub>REF</sub> reference voltage

The end of soft-start is detected by  $I_{SS}$  tapering off when capacitor  $C_{SOFT}$  charges to  $V_{REF}$ . The internal SSOK flag is set, the PGOOD pin goes high, and diode emulation mode (DEM) is enabled.

Choosing the  $C_{SOFT}$  capacitor to meet the requirements of a particular soft-start delay  $t_{SS}$  is calculated using Equation 2:

$$c_{SOFT} = \frac{t_{SS} \cdot I_{SS}}{V_{SRFF}}$$
 (EQ. 2)

#### Where:

- t<sub>SS</sub> is the soft-start delay
- ISS is the soft-start current source at the 17µA limit
- V<sub>SREF</sub> is the buffered V<sub>REF</sub> reference voltage

# Start-Up and Voltage-Step Operation for ISL95875, ISL95876

When the voltage on the VCC pin has ramped above the rising power-on reset voltage  $V_{VCC\_THR},$  and the voltage on the EN pin has increased above the rising enable threshold voltage  $V_{ENTHR},$  the SREF pin releases its discharge clamp and enables the reference amplifier  $V_{SET}.$  The soft-start current  $I_{SS}$  is limited to  $17\mu A$  and is sourced out of the SREF pin into the parallel RC network of capacitor  $C_{SOFT}$  and resistance  $R_T.$  The resistance  $R_T$  is the sum of all the series connected  $R_{SET}$  programming resistors and is written as Equation 3:

$$R_{T} = R_{SET1} + R_{SET2} + ...R_{SET(n)}$$
 (EQ. 3)

The voltage on the SREF pin rises as I<sub>SS</sub> charges C<sub>SOFT</sub> to the voltage reference setpoint selected by the state of the VID inputs at the time the EN pin is asserted. The regulator controls the PWM, such that the voltage on the FB pin tracks the rising voltage on the SREF pin. Once C<sub>SOFT</sub> charges to the selected setpoint voltage, the I<sub>SS</sub> current source comes out of the  $17\mu$ A current limit and decays to the static value set by V<sub>SREF</sub>/R<sub>T</sub>. The elapsed time from when the EN pin is asserted to when V<sub>SREF</sub> has reached the voltage reference setpoint is the soft-start delay t<sub>SS</sub>, which is given by Equation 4:

$$\mathbf{t_{SS}} = -(\mathbf{R_T} \cdot \mathbf{C_{SOFT}}) \cdot \mathbf{LN} (\mathbf{1} - \frac{\mathbf{V_{START-UP}}}{\mathbf{I_{SS}} \cdot \mathbf{R_T}})$$
 (EQ. 4)

#### Where:

- ISS is the soft-start current source at the 17μA limit
- V<sub>START-UP</sub> is the setpoint reference voltage selected by the state of the VID inputs at the time EN is asserted
- R<sub>T</sub> is the sum of the R<sub>SET</sub> programming resistors

The end of soft-start is detected by  $I_{SS}$  tapering off when capacitor  $C_{SOFT}$  charges to the designated  $V_{SET}$  voltage reference setpoint. The SSOK flag is set, and the PGOOD pin goes high.

The  $I_{SS}$  current source changes over to the voltage-step current source  $I_{VS}$ , which has a current limit of  $\pm 85\mu A$ . Whenever the VID inputs or the external setpoint reference programs a different setpoint reference voltage, the  $I_{VS}$  current source charges or discharges capacitor  $C_{SOFT}$  to that new level at  $\pm 85\mu A$ . Once  $C_{SOFT}$  charges to the selected setpoint voltage, the  $I_{VS}$  current source comes out of the  $85\mu A$  current limit and decays to the static value set by  $V_{SREF}/R_T$ . The elapsed time to charge  $C_{SOFT}$  to the new voltage is called the voltage-step delay  $t_{VS}$  and is given by Equation 5:

$$\mathbf{t_{VS}} = -(\mathbf{R_T} \cdot \mathbf{C_{SOFT}}) \cdot \mathbf{LN} (\mathbf{1} - \frac{(\mathbf{V_{NEW}} - \mathbf{V_{OLD}})}{\mathbf{I_{VS}} \cdot \mathbf{R_T}}) \tag{EQ. 5}$$

#### Where:

- $I_{VS}$  is the  $\pm 85\mu A$  setpoint voltage-step current; positive when  $V_{NEW} > V_{OLD}$ , negative when  $V_{NEW} < V_{OLD}$
- V<sub>NEW</sub> is the new setpoint voltage selected by the VID inputs
- $V_{\mbox{\scriptsize OLD}}$  is the setpoint voltage that  $V_{\mbox{\scriptsize NEW}}$  is changing from
- R<sub>T</sub> is the sum of the R<sub>SET</sub> programming resistors



Choosing the C<sub>SOFT</sub> capacitor to meet the requirements of a particular soft-start delay t<sub>SS</sub> is calculated with Equation 6,

$$C_{SOFT} = \frac{-t_{SS}}{\left(R_{T} \cdot LN(1 - \frac{V_{START-UP}}{I_{SS} \cdot R_{T}})\right)}$$
(EQ. 6)

#### Where:

- t<sub>SS</sub> is the soft-start delay
- $I_{SS}$  is the soft-start current source at the 17 $\mu$ A limit
- V<sub>START-UP</sub> is the setpoint reference voltage selected by the state of the VID inputs at the time EN is asserted
- RT is the sum of the RSET programming resistors

Choosing the  $C_{SOFT}$  capacitor to meet the requirements of a particular voltage-step delay  $t_{VS}$  is calculated with Equation 7,

$$C_{SOFT} = \frac{-t_{VS}}{\left(R_{T} \cdot LN(1 - \frac{V_{NEW} - V_{OLD}}{I_{VS} \cdot R_{T}})\right)}$$
(EQ. 7)

#### Where:

- t<sub>VS</sub> is the voltage-step delay
- V<sub>NEW</sub> is the new setpoint voltage
- $\,V_{\mbox{\scriptsize OLD}}$  is the setpoint voltage that  $V_{\mbox{\scriptsize NEW}}$  is changing from
- $I_{VS}$  is the  $\pm 85\mu A$  setpoint voltage-step current; positive when  $V_{NEW} > V_{OLD}$ , negative when  $V_{NEW} < V_{OLD}$
- RT is the sum of the RSFT programming resistors

# **Output Voltage Programming for ISL95874**

The ISL95874 has a fixed 0.5V reference voltage ( $V_{SREF}$ ). As shown in Figure 9, the output voltage is the reference voltage if  $R_{FB}$  is shorted and  $R_{OFS}$  is open. A resistor divider consisting of  $R_{OFS}$  and  $R_{FB}$  allows the user to scale the output voltage between 0.5V and 5V. The relation between the output voltage and the reference voltage is given in Equation 8:

$$v_{OUT} = v_{SREF} \cdot \frac{R_{FB} + R_{OFS}}{R_{OFS}}$$
 (EQ. 8)




FIGURE 9. ISL95874 VOLTAGE PROGRAMMING CIRCUIT

# **Output Voltage Programming for ISL95875**

The ISL95875 allows the user to select four different reference voltages, thus four different output voltages, by voltage identification pins VID1 and VID0. The maximum reference voltage cannot be designed higher than 1.5V. The implementation scheme is shown in Figure 10. The setpoint reference voltages are programmed with resistors that use the naming convention  $R_{SET(x)}$  where (x) is the first, second, or third programming resistor connected in series starting at the SREF pin and ending at the GND pin. As shown in Table 1, different combinations of VID1 and VID0 closes different switches and leaves other switches open. For example, for the case of VID1 = 1 and VID0 = 0, switch SW1 closes and all the other three switches SW0, SW2 and SW3 are open. For one combination of VID1 and VID0, the internal switch connects the inverting input of the  $V_{\mbox{\footnotesize SET}}$  amplifier to a specific node among the string of R<sub>SET</sub> programming resistors. All the resistors between that node and the SREF pin serve as the feedback impedance RF of the V<sub>SET</sub> amplifier. Likewise, all the resistors between that node and the GND pin serve as the input impedance RIN of the VSET amplifier. Equation 9 gives the general form of the gain equation for the V<sub>SFT</sub> amplifier:

$$V_{SETX} = V_{REF} \cdot \left(1 + \frac{R_F}{R_{IN}}\right)$$
 (EQ. 9)

#### Where:

- V<sub>REF</sub> is the 0.5V internal reference of the IC
- V<sub>SETx</sub> is the resulting setpoint reference voltage that appears at the SREF pin

TABLE 1. ISL95875 VID TRUTH TABLE

VID S	STATE	RESULT		
VID1	VIDO	CLOSE V <sub>SREF</sub>		V <sub>OUT</sub>
1	1	SW0	V <sub>SET1</sub>	V <sub>OUT1</sub>
1	0	SW1	V <sub>SET2</sub>	V <sub>OUT2</sub>
0	1	SW2	V <sub>SET3</sub>	V <sub>OUT3</sub>
0	0	SW1, SW3	V <sub>SET4</sub>	V <sub>OUT4</sub>




FIGURE 10. ISL95875 VOLTAGE PROGRAMMING CIRCUIT

Equations 10, 11, 12 and 13 give the specific  $V_{SET}$  equations for the ISL95875 setpoint reference voltages.

The ISL95875 V<sub>SET1</sub> setpoint is written as Equation 10:

$$V_{SET1} = V_{REF}$$
 (EQ. 10)

The ISL95875  $V_{\mbox{\scriptsize SET2}}$  setpoint is written as Equation 11:

$$V_{SET2} = V_{REF} \cdot \left( 1 + \frac{R_{SET1}}{R_{SET2} + R_{SET3}} \right)$$
 (EQ. 11)

The ISL95875  $V_{SET3}$  setpoint is written as Equation 12:

$$V_{SET3} = V_{REF} \cdot \left(1 + \frac{R_{SET1} + R_{SET2}}{R_{SET3}}\right)$$
 (EQ. 12)

The ISL95875  $V_{\mbox{\footnotesize SET4}}$  setpoint is written as Equation 13:

$$V_{SET4} = V_{REF} \cdot \left( 1 + \frac{R_{SET1}}{R_{SFT2}} \right)$$
 (EQ. 13)

The  $V_{SET1}$  is fixed at 0.5V because it corresponds to the closure of internal switch SW0 that configures the  $V_{SET}$  amplifier as a unity-gain voltage follower for the 0.5V voltage reference  $V_{REF}$ . Theoretically,  $V_{SET3}$  can be higher or lower or equal to  $V_{SET4}$  depending on the selection of  $R_{SET1}$ ,  $R_{SET2}$  and  $R_{SET3}$ . However, it is recommended to design the four reference voltages in the following order:

- V<sub>SET1</sub> < V<sub>SET2</sub> < V<sub>SET3</sub> < V<sub>SET4</sub> Thus,
- V<sub>OUT1</sub> < V<sub>OUT2</sub> < V<sub>OUT3</sub> < V<sub>OUT4</sub>

For the four given user selected reference voltages  $V_{SETx}$ , Equation 14 needs to be satisfied in order to have non-zero solution for  $R_{SETx}$ .

$$V_{SET1} \cdot V_{SET2} + V_{SET3} \cdot V_{SET4} - V_{SET2} \cdot V_{SET3} - V_{SET2} \cdot V_{SET4} = 0$$
(EQ. 14)

The programmed resistors  $R_{SET1},\,R_{SET2}$  and  $R_{SET3}$  are designed in the following way. First, assign an initial value to  $R_{SET3}$  of approximately 100k $\Omega$  then calculate  $R_{SET1}$  and  $R_{SET2}$  using Equations 15 and 16 respectively.

$$\mathbf{R_{SET1}} = \frac{\mathbf{R_{SET3}} \cdot (\mathbf{V_{SET4}} - \mathbf{V_{REF}}) \cdot (\mathbf{V_{SET2}} - \mathbf{V_{REF}})}{\mathbf{V_{REF}} \cdot (\mathbf{V_{SET4}} - \mathbf{V_{SET2}})} \tag{EQ. 15}$$

$$R_{SET2} = \frac{R_{SET3} \cdot (V_{SET2} - V_{REF})}{V_{SET4} - V_{SET2}}$$
(EQ. 16)

If additional flexibility is required in selecting  $V_{SET4}$ , then a fourth resistor,  $R_{SET4}$ , can be added between the SET1 pin and the  $R_{SET2}$  and  $R_{SET3}$  resistors; see Figure 11 on page 18. The addition of this resistor allows adjustment of reference only when SW3 is closed. The ISL95875 VSET4 reference setpoint is defined in Equation 17:

$$V_{SET4} = V_{REF} \cdot \left(1 + \frac{R_{SET1}}{R_{SET2} + \left(\frac{R_{SET3} \cdot R_{SET4}}{R_{SET3} + R_{SET4}}\right)}\right)$$
 (EQ. 17)

The sum of all the programming resistors must be 300k $\Omega$  or greater, as shown in Equation 18, otherwise adjust the value of R<sub>SET3</sub> and repeat the calculations.

$$R_{SET1} + R_{SET2} + R_{SET3} \ge 300 \,k\Omega \tag{EQ. 18}$$

If the output voltage is in the range of 0.5V to 1.5V, the external resistor-divider is not necessary. The output voltage is equal to one of the reference voltages depending on the status of VID1 and VID0. The external resistor divider consisting of  $R_{FB}$  and  $R_{OFS}$  allows the user to program the output voltage in the range of 1.5V to 5V. The relation between the output voltage and the reference voltage is given in Equation 19:

$$V_{OUT} = V_{SREF} \cdot \frac{R_{FB} + R_{OFS}}{R_{OFS}} = V_{SREF} \cdot k$$
 (EQ. 19)

In this case, the four output voltages are equal to each of the corresponding reference voltages multiplying the factor k.

$$V_{OUTx} = V_{SETx} \cdot k$$
 (EQ. 20)






FIGURE 11. ISL95875 OPTIONAL R<sub>SET4</sub> RESISTOR

# **Output Voltage Programming for ISL95876**

The ISL95876 allows the user to select four different reference voltages, thus four different output voltages, by voltage identification pins VID1 and VID0. The maximum reference voltage cannot be designed higher than 1.5V. The implementation scheme is shown in Figure 12. The setpoint reference voltages are programmed with resistors that use the naming convention  $R_{SET(x)}$  where (x) is the first, second, third, or fourth programming resistor connected in series starting at the SREF pin and ending at the GND pin. As shown in Table 2, different combinations of VID1 and VID0 close different switches and leave other switches open. For example, for the case of VID1 = 1 and VID0 = 0, switch SW1 closes and all the other three switches SW0, SW2 and SW3 are open. For one combination of VID1 and VID0, the internal switch connects the inverting input of the V<sub>SFT</sub> amplifier to a specific node among the string of R<sub>SFT</sub> programming resistors. All the resistors between that node and the SREF pin serve as the feedback impedance  $R_F$  of the  $V_{SET}$ amplifier. Likewise, all the resistors between that node and the GND pin serve as the input impedance R<sub>IN</sub> of the V<sub>SET</sub> amplifier. Equation 21 gives the general form of the gain equation for the V<sub>SFT</sub> amplifier:

$$V_{SETX} = V_{REF} \cdot \left(1 + \frac{R_F}{R_{IN}}\right)$$
 (EQ. 21)

#### Where:

- V<sub>REF</sub> is the 0.5V internal reference of the IC
- V<sub>SETx</sub> is the resulting setpoint reference voltage that appears at the SREF pin

**TABLE 2. ISL95876 VID TRUTH TABLE** 

VID STATE		RESULT		
VID1	VIDO	CLOSE	V <sub>SREF</sub>	V <sub>OUT</sub>
1	1	SW0	V <sub>SET1</sub>	V <sub>OUT1</sub>
1	0	SW1	V <sub>SET2</sub>	V <sub>OUT2</sub>
0	1	SW2	V <sub>SET3</sub>	V <sub>OUT3</sub>
0	0	SW3	V <sub>SET4</sub>	V <sub>OUT4</sub>

Equations 22, 23, 24 and 25 give the specific  $V_{\text{SET}}$  equations for the ISL95876 setpoint reference voltages.

The ISL95876 V<sub>SET1</sub> setpoint is written as Equation 22:

$$V_{SET1} = V_{REF}$$
 (EQ. 22)

The ISL95876  $V_{\mbox{\footnotesize SET2}}$  setpoint is written as Equation 23:

$$V_{SET2} = V_{REF} \cdot \left(1 + \frac{R_{SET1}}{R_{SET2} + R_{SET3} + R_{SET4}}\right)$$
 (EQ. 23)

The ISL95876 V<sub>SET3</sub> setpoint is written as Equation 24:

$$V_{SET3} = V_{REF} \cdot \left(1 + \frac{R_{SET1} + R_{SET2}}{R_{SET3} + R_{SET4}}\right)$$
 (EQ. 24)

The ISL95876 V<sub>SET4</sub> setpoint is written as Equation 25:

$$V_{SET4} = V_{REF} \cdot \left(1 + \frac{R_{SET1} + R_{SET2} + R_{SET3}}{R_{SFT4}}\right)$$
 (EQ. 25)

The  $V_{SET1}$  is fixed at 0.5V because it corresponds to the closure of internal switch SW0 that configures the  $V_{SET}$  amplifier as a unity-gain voltage follower for the 0.5V voltage reference  $V_{REF}$ . The setpoint reference voltages use the naming convention  $V_{SET(x)}$  where (x) is the first, second, third, or fourth setpoint reference voltage where:

- $V_{SET1} < V_{SET2} < V_{SET3} < V_{SET4}$  Thus,
- V<sub>OUT1</sub> < V<sub>OUT2</sub> < V<sub>OUT3</sub> < V<sub>OUT4</sub>

For the given four user selected reference voltages  $V_{SETx}$ , the programmed resistors  $R_{SET1}$ ,  $R_{SET2}$ ,  $R_{SET3}$  and  $R_{SET4}$  are designed in the following way. First, assign an initial value to  $R_{SET4}$  of approximately 100k $\Omega$  then calculate  $R_{SET1}$ ,  $R_{SET2}$  and  $R_{SET3}$  using Equations 26, 27, and 28 respectively.

$$R_{SET1} = \frac{R_{SET4} \cdot V_{SET4} \cdot (V_{SET2} - V_{REF})}{V_{REF} \cdot V_{SET2}}$$
 (EQ. 26)

$$R_{SET2} = \frac{R_{SET4} \cdot V_{SET4} \cdot (V_{SET3} - V_{SET2})}{V_{SET2} \cdot V_{SET3}}$$
(EQ. 27)

$$R_{SET3} = \frac{R_{SET4} \cdot (V_{SET4} - V_{SET3})}{V_{SFT3}}$$
 (EQ. 28)

The sum of all the programming resistors must be 300k $\Omega$  or greater, as shown in Equation 29, otherwise adjust the value of R<sub>SET4</sub> and repeat the calculations.

$$R_{SFT1} + R_{SFT2} + R_{SFT3} + R_{SFT4} \ge 300 \text{k}\Omega$$
 (EQ. 29)




FIGURE 12. ISL95876 VOLTAGE PROGRAMMING CIRCUIT

If the output voltage is in the range of 0.5V to 1.5V, the external resistor-divider is not necessary. The output voltage is equal to one of the reference voltages depending on the status of VID1 and VID0. The external resistor divider consisting of  $R_{FB}$  and  $R_{OFS}$  allows the user to program the output voltage in the range of 1.5V to 5V. The relation between the output voltage and the reference is given in Equation 30:

$$V_{OUT} = V_{SREF} \cdot \frac{R_{FB} + R_{OFS}}{R_{OFS}} = V_{SREF} \cdot k \tag{EQ. 30}$$

In this case, the four output voltages are equal to each of the corresponding reference voltages multiplying the factor k.

$$V_{OUTx} = V_{SETx} \cdot k$$
 (EQ. 31)

### **High Output Voltage Programming**

The ISL95874 has a fixed 0.5V reference voltage (V<sub>SREF</sub>). For high output voltage applications, the resistor divider consisting of R<sub>FB</sub> and R<sub>OFS</sub> requires a large ratio (R<sub>FB</sub>:R<sub>OFS</sub> = 9:1 for 5V output). The FB pin with large ratio resistor divider is noise sensitive and the PCB layout should be carefully routed. It is recommended to use small value resistor divider such as R<sub>FB</sub> = 1k $\Omega$ .

In general, the ISL95875 and ISL95876 have much better jitter performance than the ISL95874 when the output voltage is in the range of 3.3V to 5V, particularly in DCM. This is because  $V_{\mbox{\footnotesize SREF}}$  voltage can be set to 1.5V and a smaller ratio resistor divider can be used. This makes the signal-to-noise ratio at FB pin much better. So for 3.3V to 5V output, the ISL95875 and ISL95876 are recommended with  $V_{\mbox{\footnotesize SREF}}$  set to 1.5V.

#### **External Setpoint Reference**

The ISL95875 and ISL95876 can use an external setpoint reference voltage as an alternative to VID-selected, resistor-programmed setpoints. This is accomplished by

removing all setpoint programming resistors, connecting the SETO pin to the VCC pin, and feeding the external setpoint reference voltage to the VIDO pin. When SETO and VCC are tied together, the following internal reconfigurations take place:

- VIDO pin opens its 500nA pull-down current sink
- An internal switch changes position from the internal reference source of 500mV to the VIDO pin and accepts an external reference.
- VID1 pin is disabled

The converters will now be in regulation when the voltage on the FB pin equals the voltage on the VIDO pin. As with resistor-programmed setpoints, the reference voltage range on the VIDO pin is 500mV to 1.5V. Use Equation 8 should it become necessary to implement an output voltage-divider network to make the external setpoint reference voltage compatible with the 500mV to 1.5V constraint.

# R<sup>4</sup> Modulator

The R<sup>4</sup> modulator is an evolutionary step in R<sup>3</sup> technology. Like R<sup>3</sup>, the R<sup>4</sup> modulator allows variable frequency in response to load transients and maintains the benefits of current-mode hysteretic controllers. However, in addition, the R<sup>4</sup> modulator reduces regulator output impedance and uses accurate referencing to eliminate the need for a high-gain voltage amplifier in the compensation loop. The result is a topology that can be tuned to voltage-mode hysteretic transient speed while maintaining a linear control model and removes the need for any compensation. This greatly simplifies the regulator design for customers and reduces external component cost.

### **Stability**

The removal of compensation derives from the R<sup>4</sup> modulator's lack of need for high DC gain. In traditional architectures, high DC gain is achieved with an integrator in the voltage loop. The integrator introduces a pole in the open-loop transfer function at low frequencies. Thus, when combined with the double-pole from the output L/C filter, creates a three pole system that must be compensated to maintain stability.

Classic control theory requires a single-pole transition through unity gain to ensure a stable system. Current-mode architectures (includes peak, peak-valley, current-mode hysteretic,  ${\bf R}^3$  and  ${\bf R}^4)$  generate a zero at or near the L/C resonant point, effectively canceling one of the system's poles. The system still contains two poles, one of which must be canceled with a zero before unity gain crossover to achieve stability. Compensation components are added to introduce the necessary zero.




FIGURE 13. INTEGRATOR ERROR-AMPLIFIER CONFIGURATION




FIGURE 14. UNCOMPENSATED INTEGRATOR OPEN-LOOP
RESPONSE

Figure 13 illustrates the classic integrator configuration for a voltage loop error-amplifier. While the integrator provides the high DC gain required for accurate regulation in traditional technologies, it also introduces a low-frequency pole into the control loop. Figure 14 shows the open-loop response that results from the addition of an integrating capacitor in the voltage loop. The compensation components found in Figure 13 are necessary to achieve stability.

Because R<sup>4</sup> does not require a high-gain voltage loop, the integrator can be removed, reducing the number of inherent poles in the loop to two. The current-mode zero continues to cancel one of the poles, ensuring a single-pole crossover for a wide range of output filter choices. The result is a stable system with no need for compensation components or complex equations to properly tune the stability.




FIGURE 15. NON-INTEGRATED R4 ERROR-AMPLIFIER CONFIGURATION

Figure 15 shows the R<sup>4</sup> error-amplifier that does not require an integrator for high DC gain to achieve accurate regulation. The result to the open loop response can be seen in Figure 16.




FIGURE 16. UNCOMPENSATED R<sup>4</sup> OPEN-LOOP RESPONSE

# **Transient Response**

In addition to requiring a compensation zero, the integrator in traditional architectures also slows system response to transient conditions. The change in COMP voltage is slow in response to a rapid change in output voltage. If the integrating capacitor is removed, COMP moves as quickly as  $V_{\rm OUT}$ , and the modulator immediately increases or decreases switching frequency to recover the output voltage.




FIGURE 17. R<sup>3</sup> vs R<sup>4</sup> IDEALIZED TRANSIENT RESPONSE

The dotted red and blue lines in Figure 17 represent the time delayed behavior of  $V_{OUT}$  and  $V_{COMP}$  in response to a load transient when an integrator is used. The solid red and blue lines illustrate the increased response of  $R^4$  in the absence of the integrator capacitor.

### **Diode Emulation**

The polarity of the output inductor current is defined as positive when conducting away from the phase node, and defined as negative when conducting towards the phase node. The DC component of the inductor current is positive, but the AC component known as the ripple current, can be either positive or negative. Should the sum of the AC and DC components of the inductor current remain positive for the entire switching period, the converter is in continuous-conduction-mode (CCM). However, if the inductor current becomes negative or zero, the converter is in discontinuous-conduction-mode (DCM).



Unlike the standard DC/DC buck regulator, the synchronous rectifier can sink current from the output filter inductor during DCM, reducing the light-load efficiency with unnecessary conduction loss as the low-side MOSFET sinks the inductor current. The ISL95874, ISL95875, ISL95876 controllers avoid the DCM conduction loss by making the low-side MOSFET emulate the current-blocking behavior of a diode. This smart-diode operation called diode-emulation-mode (DEM) is triggered when the negative inductor current produces a positive voltage drop across the  $r_{DS(ON)}$  of the low-side MOSFET for eight consecutive PWM cycles while the LGATE pin is high. The converter will exit DEM on the next PWM pulse after detecting a negative voltage across the  $r_{DS(ON)}$  of the low-side MOSFET.

It is characteristic of the  ${\bf R}^4$  architecture for the PWM switching frequency to decrease while in DCM, increasing efficiency by reducing unnecessary gate-driver switching losses. The extent of the frequency reduction is proportional to the reduction of load current. Upon entering DEM, the PWM frequency is forced to fall approximately 30% by forcing a similar increase of the window voltage  $V_W$ . This measure is taken to prevent oscillating between modes at the boundary between CCM and DCM. The 30% increase of  $V_W$  is removed upon exit of DEM, forcing the PWM switching frequency to jump back to the nominal CCM value.

### **Overcurrent**

The overcurrent protection (OCP) setpoint is programmed with resistor  $R_{OCSET}$ , which is connected across the OCSET and PHASE pins. Resistor  $R_{O}$  is connected between the VO pin and the actual output voltage of the converter. During normal operation, the VO pin is a high impedance path, therefore there is no voltage drop across  $R_{O}$ . The value of resistor  $R_{O}$  should always match the value of resistor  $R_{OCSET}$ .




FIGURE 18. OVERCURRENT PROGRAMMING CIRCUIT

Figure 18 shows the overcurrent set circuit. The inductor consists of inductance L and the DC resistance DCR. The inductor DC current  $I_L$  creates a voltage drop across DCR, which is given by Equation 32:

$$V_{DCR} = I_L \cdot DCR$$
 (EQ. 32)

The  $I_{OCSET}$  current source sinks 8.5µA into the OCSET pin, creating a DC voltage drop across the resistor  $R_{OCSET}$ , which is given by Equation 33:

$$V_{ROCSET} = 8.5 \mu A \cdot R_{OCSET}$$
 (EQ. 33)

The DC voltage difference between the OCSET pin and the VO pin, which is given by Equation 34:

$$v_{\text{OCSET}} - v_{\text{VO}} = v_{\text{DCR}} - v_{\text{ROCSET}} = I_{\text{L}} \cdot DCR - I_{\text{OCSET}} \cdot R_{\text{OCSET}}$$
(Eq. 34)

The IC monitors the voltage of the OCSET pin and the VO pin. When the voltage of the OCSET pin is higher than the voltage of the VO pin for more than 10 $\mu$ s, an OCP fault latches the converter off.

The value of R<sub>OCSET</sub> is calculated with Equation 35, written as:

$$R_{OCSET} = \frac{I_{OC} \cdot DCR}{I_{OCSET}}$$
 (EQ. 35)

#### Where:

- $R_{OCSET}(\Omega)$  is the resistor used to program the overcurrent setpoint
- I<sub>OC</sub> is the output DC load current that will activate the OCP fault detection circuit
- DCR is the inductor DC resistance

For example, if  $I_{OC}$  is 20A and DCR is 4.5m $\Omega$ , the choice of  $R_{OCSFT}$  is equal to 20A x 4.5m $\Omega$ /8.5µA = 10.5k $\Omega$ .

Resistor R<sub>OCSET</sub> and capacitor C<sub>SEN</sub> form an R-C network to sense the inductor current. To sense the inductor current correctly not only in DC operation, but also during dynamic operation, the R-C network time constant R<sub>OCSET</sub> C<sub>SEN</sub> needs to match the inductor time constant L/DCR. The value of C<sub>SEN</sub> is then written as Equation 36:

$$C_{SEN} = \frac{L}{R_{OCSET} \cdot DCR}$$
 (EQ. 36)

For example, if L is 1.5 $\mu$ H, DCR is 4.5 $m\Omega$ , and R<sub>OCSET</sub> is 9 $k\Omega$ , the choice of C<sub>SEN</sub> = 1.5 $\mu$ H/(9 $k\Omega$  x 4.5 $m\Omega$ ) = 0.037 $\mu$ F.

When an OCP fault is declared, the converter will be latched off and the PGOOD pin will be asserted low. The fault will remain latched until the EN pin has been pulled below the falling EN threshold voltage  $V_{\rm ENTHF}$  or if VCC has decayed below the falling POR threshold voltage  $V_{\rm VCC\ THF}$ .

## **Overvoltage**

The OVP fault detection circuit triggers after the FB pin voltage is above the rising overvoltage threshold  $V_{OVRTH}$  for more than  $2\mu s$ . For example, if the converter is programmed to regulate 1.0V at the FB pin, that voltage would have to rise above the typical  $V_{OVRTH}$  threshold of 116% for more than  $2\mu s$  in order to trip the OVP fault latch. In numerical terms, that would be 116% x 1.0V = 1.16V. When an OVP fault is declared, the converter will be latched off and the PGOOD pin will be asserted low. The fault will remain latched until the EN pin has been pulled below the falling EN threshold voltage  $V_{ENTHF}$  or if VCC has decayed below the falling POR threshold voltage  $V_{VCC}$  THF-



Although the converter has latched-off in response to an OVP fault, the LGATE gate-driver output will retain the ability to toggle the low-side MOSFET on and off, in response to the output voltage transversing the V<sub>OVRTH</sub> and V<sub>OVFTH</sub> thresholds. The LGATE gate-driver will turn-on the low-side MOSFET to discharge the output voltage, protecting the load. The LGATE gate-driver will turn-off the low-side MOSFET once the FB pin voltage is lower than the falling overvoltage threshold  $V_{OVRTH}$  for more than  $2\mu s$ . The falling overvoltage threshold V<sub>OVFTH</sub> is typically 102%. That means if the FB pin voltage falls below 102% x 1.0V = 1.02V for more than 2µs, the LGATE gate-driver will turn off the low-side MOSFET. If the output voltage rises again, the LGATE driver will again turn on the low-side MOSFET when the FB pin voltage is above the rising overvoltage threshold  $V_{\mbox{OVRTH}}$  for more than  $2\mu s$ . By doing so, the IC protects the load when there is a consistent overvoltage condition.

## **Undervoltage**

The UVP fault detection circuit triggers after the FB pin voltage is below the undervoltage threshold  $V_{\text{UVTH}}$  for more than 2µs. For example, if the converter is programmed to regulate 1.0V at the FB pin, that voltage would have to fall below the typical  $V_{\text{UVTH}}$  threshold of 84% for more than 2µs in order to trip the UVP fault latch. In numerical terms, that would be 84% x 1.0V = 0.84V. When a UVP fault is declared, the converter will be latched off and the PGOOD pin will be asserted low. The fault will remain latched until the EN pin has been pulled below the falling EN threshold voltage  $V_{\text{ENTHF}}$  or if VCC has decayed below the falling POR threshold voltage  $V_{\text{VCC}}$  THF.

## **Over-Temperature**

When the temperature of the IC increases above the rising threshold temperature T<sub>OTRTH</sub>, it will enter the OTP state that suspends the PWM, forcing the LGATE and UGATE gate-driver outputs low. The status of the PGOOD pin does not change nor does the converter latch-off. The PWM remains suspended until the IC temperature falls below the hysteresis temperature T<sub>OTHYS</sub> at which time normal PWM operation resumes. The OTP state can be reset if the EN pin is pulled below the falling EN threshold voltage V<sub>ENTHF</sub> or if VCC has decayed below the falling POR threshold voltage V<sub>VCC\_THF</sub>. All other protection circuits remain functional while the IC is in the OTP state. It is likely that the IC will detect an UVP fault because in the absence of PWM, the output voltage decays below the undervoltage threshold V<sub>UVTH</sub>.

## **PGOOD Monitor**

The PGOOD pin indicates when the converter is capable of supplying regulated voltage. The PGOOD pin is an undefined impedance if the VCC pin has not reached the rising POR threshold  $V_{VCC\_THR},$  or if the VCC pin is below the falling POR threshold  $V_{VCC\_THF}.$  If there is a fault condition of output overcurrent, overvoltage or undervoltage, PGOOD is asserted low. The PGOOD pull-down impedance is  $50\Omega.$ 

## **Integrated MOSFET Gate-Drivers**

The LGATE pin and UGATE pins are MOSFET driver outputs. The LGATE pin drives the low-side MOSFET of the converter while the UGATE pin drives the high-side MOSFET of the converter.

The LGATE driver is optimized for low duty-cycle applications where the low-side MOSFET experiences long conduction times. In this environment, the low-side MOSFETs require exceptionally low  $r_{\mbox{\scriptsize DS(ON)}}$  and tend to have large parasitic charges that conduct transient currents within the devices in response to high dv/dt switching present at the phase node. The drain-gate charge in particular can conduct sufficient current through the driver pull-down resistance that the  $V_{\mbox{\scriptsize GS(th)}}$  of the device can be exceeded and turned on. For this reason, the LGATE driver has been designed with low pull-down resistance and high sink current capability to ensure clamping the MOSFETs gate voltage below  $V_{\mbox{\scriptsize GS(th)}}$ .

## **Adaptive Shoot-Through Protection**

Adaptive shoot-through protection prevents a gate-driver output from turning on until the opposite gate-driver output has fallen below approximately 1V. The dead-time shown in Figure 19 is extended by the additional period that the falling gate voltage remains above the 1V threshold. The high-side gate-driver output voltage is measured across the UGATE and PHASE pins while the low-side gate-driver output voltage is measured across the LGATE and PGND pins. The power for the LGATE gate-driver is sourced directly from the PVCC pin. The power for the UGATE gate-driver is supplied by a boot-strap capacitor connected across the BOOT and PHASE pins. The capacitor is charged each time the phase node voltage falls a diode drop below PVCC, such as when the low-side MOSFET is turned on.




FIGURE 19. GATE DRIVE ADAPTIVE SHOOT-THROUGH PROTECTION

# **General Application Design Guide**

This design guide is intended to provide a high-level explanation of the steps necessary to design a single-phase buck converter. It is assumed that the reader is familiar with many of the basic skills and techniques referenced in the following. In addition to this guide, Intersil provides complete reference designs that include schematics, bills of materials, and example board layouts.

## **Selecting the LC Output Filter**

The duty cycle of an ideal buck converter is a function of the input and the output voltage. This relationship is expressed in Equation 37:

$$D = \frac{V_0}{V_{1N}} \tag{EQ. 37}$$

The output inductor peak-to-peak ripple current is expressed in Equation 38:

$$I_{\text{P-P}} = \frac{V_0 \cdot (1 - D)}{F_{\text{SW}} \cdot L} \tag{EQ. 38}$$

A typical step-down DC/DC converter will have an  $I_{P-P}$  of 20% to 40% of the maximum DC output load current. The value of  $I_{P-P}$  is selected based upon several criteria such as MOSFET switching loss, inductor core loss, and the resistive loss of the inductor winding. The DC copper loss of the inductor can be estimated using Equation 39:

$$P_{COPPER} = I_{LOAD}^{2} \cdot DCR$$
 (EQ. 39)

Where, I<sub>LOAD</sub> is the converter output DC current.

The copper loss can be significant so attention has to be given to the DCR of the inductor. Another factor to consider when choosing the inductor is its saturation characteristics at elevated temperature. A saturated inductor could cause destruction of circuit components, as well as nuisance OCP faults.

A DC/DC buck regulator must have output capacitance  $C_0$  into, which ripple current  $I_{P-P}$  can flow. Current  $I_{P-P}$  develops a corresponding ripple voltage  $V_{P-P}$  across  $C_0$ , which is the sum of the voltage drop across the capacitor ESR and of the voltage change stemming from charge moved in and out of the capacitor. These two voltages are expressed in Equations 40 and 41:

$$\Delta V_{ESR} = I_{P-P} \cdot ESR \tag{EQ. 40}$$

$$\Delta V_{C} = \frac{I_{P-P}}{8 \cdot C_{O} \cdot F_{SW}} \tag{EQ. 41}$$

If the output of the converter has to support a load with high pulsating current, several capacitors will need to be paralleled to reduce the total ESR until the required  $V_{P\text{-}P}$  is achieved. The inductance of the capacitor can significantly impact the output voltage ripple and cause a brief voltage spike if the load transient has an extremely high slew rate. Low inductance capacitors should be considered. A capacitor dissipates heat as a function of RMS current and frequency. Be sure that  $I_{P\text{-}P}$  is shared by a sufficient quantity of paralleled capacitors so that they operate below the maximum rated RMS current at  $F_{\text{SW}}$ . Take into account that the rated value of a capacitor can fade as much as 50% as the DC voltage across it increases.

# **Selecting the Input Capacitor**

The important parameters for the bulk input capacitors are the voltage rating and the RMS current rating. For reliable operation, select bulk capacitors with voltage and current ratings above the maximum input voltage and capable of supplying the RMS current required by the switching circuit. Their voltage rating should be at least 1.25x greater than the maximum input voltage, while a voltage rating of 1.5x is a preferred rating. Figure 20 is a graph of the input RMS ripple current, normalized relative to output load current, as a function of duty cycle that is adjusted for converter efficiency. The ripple current calculation is written as Equation 42:

$$I_{\text{IN\_RMS}} = \frac{\sqrt{(I_{\text{MAX}}^2 \cdot (D - D^2)) + \left(x^2 \cdot I_{\text{MAX}}^2 \cdot \frac{D}{12}\right)}}{I_{\text{MAX}}}$$
 (EQ. 42)

#### Where:

- I<sub>MAX</sub> is the maximum continuous I<sub>LOAD</sub> of the converter
- x is a multiplier (0 to 1) corresponding to the inductor peak-to-peak ripple amplitude expressed as a percentage of I<sub>MAX</sub> (0% to 100%)
- D is the duty cycle that is adjusted to take into account the efficiency of the converter

Duty cycle is written as Equation 43:

$$D = \frac{V_0}{V_{IN} \cdot EFF}$$
 (EQ. 43)

In addition to the bulk capacitors, some low ESL ceramic capacitors are recommended to decouple between the drain of the high-side MOSFET and the source of the low-side MOSFET.




FIGURE 20. NORMALIZED INPUT RMS CURRENT FOR EFF = 1

# **Selecting the Bootstrap Capacitor**

The integrated driver features an internal bootstrap Schottky diode. Simply adding an external capacitor across the BOOT and PHASE pins completes the bootstrap circuit. The bootstrap capacitor voltage rating is selected to be at least 10V. Although the theoretical maximum voltage of the capacitor is PVCC-V<sub>DIODE</sub> (voltage drop across the boot diode), large excursions below ground by the phase node requires at least a 10V rating for the bootstrap capacitor. The bootstrap capacitor can be chosen from Equation 44:

$$c_{\text{BOOT}} \ge \frac{Q_{\text{GATE}}}{\Delta V_{\text{BOOT}}}$$
 (EQ. 44)

#### Where:

- Q<sub>GATE</sub> is the amount of gate charge required to fully charge the gate of the upper MOSFET
- ∆V<sub>BOOT</sub> is the maximum decay across the BOOT capacitor

As an example, suppose the high-side MOSFET has a total gate charge  $Q_g$ , of 25nC at  $V_{GS}$  = 5V, and a  $\Delta V_{BOOT}$  of 200mV. The calculated bootstrap capacitance is 0.125 $\mu$ F; for a comfortable margin, select a capacitor that is double the calculated capacitance. In this example, 0.22 $\mu$ F will suffice. Use a low temperature-coefficient ceramic capacitor.

## **Driver Power Dissipation**

Switching power dissipation in the driver is mainly a function of the switching frequency and total gate charge of the selected MOSFETs. Calculating the power dissipation in the driver for a desired application is critical to ensuring safe operation. Exceeding the maximum allowable power dissipation level will push the IC beyond the maximum recommended operating junction temperature of +125°C. When designing the application, it is recommended that the following calculation be performed to ensure safe operation at the desired frequency for the selected MOSFETs. The power dissipated by the drivers is approximated as Equation 45:

$$P = F_{sw}(1.5V_{U}Q_{II} + V_{L}Q_{I}) + P_{L} + P_{U}$$
 (EQ. 45)

#### Where:

- F<sub>sw</sub> is the switching frequency of the PWM signal
- V<sub>U</sub> is the upper gate driver bias supply voltage
- V<sub>L</sub> is the lower gate driver bias supply voltage
- Q<sub>U</sub> is the charge to be delivered by the upper driver into the gate of the MOSFET and discrete capacitors
- Q<sub>L</sub> is the charge to be delivered by the lower driver into the gate of the MOSFET and discrete capacitors
- PI is the quiescent power consumption of the lower driver
- P<sub>U</sub> is the quiescent power consumption of the upper driver




FIGURE 21. POWER DISSIPATION vs FREQUENCY

#### **MOSFET Selection and Considerations**

The choice of MOSFETs depends on the current each MOSFET will be required to conduct, the switching frequency, the capability of the MOSFETs to dissipate heat, and the availability and nature of heat sinking and air flow.

Typically, a MOSFET cannot tolerate even brief excursions beyond their maximum drain to source voltage rating. The MOSFETs used in the power stage of the converter should have a maximum  $V_{DS}$  rating that exceeds the sum of the upper voltage tolerance of the input power source and the voltage spike that occurs when the MOSFETs switch.

There are several power MOSFETs readily available that are optimized for DC/DC converter applications. The preferred high-side MOSFET emphasizes low gate charge so that the device spends the least amount of time dissipating power in the linear region. The preferred low-side MOSFET emphasizes low r  $_{\mbox{DS}(\mbox{ON})}$  when fully saturated to minimize conduction loss.

For the low-side MOSFET, (LS), the power loss can be assumed to be conductive only and is written as Equation 46:

$$P_{CON\_LS} \approx I_{LOAD}^{2} \cdot r_{DS(ON)\_LS} \cdot (1-D)$$
 (EQ. 46)

For the high-side MOSFET, (HS), its conduction loss is written as Equation 47:

$$P_{CON\_HS} = I_{LOAD}^{2} \cdot r_{DS(ON)\_HS} \cdot D$$
 (EQ. 47)

For the high-side MOSFET, its switching loss is written as Equation 48:

$$P_{SW\_HS} = \frac{V_{IN} \cdot I_{VALLEY} \cdot t_{ON} \cdot F_{SW}}{2} + \frac{V_{IN} \cdot I_{PEAK} \cdot t_{OFF} \cdot F_{SW}}{2}$$
(EQ. 48)

#### Where:

- I<sub>VALLEY</sub> is the difference of the DC component of the inductor current minus 1/2 of the inductor ripple current
- I<sub>PEAK</sub> is the sum of the DC component of the inductor current plus 1/2 of the inductor ripple current
- toon is the time required to drive the device into saturation
- t<sub>OFF</sub> is the time required to drive the device into cut-off

## **Layout Considerations**

As a general rule, power layers should be close together, either on the top or bottom of the board, with the weak analog or logic signal layers on the opposite side of the board. The ground-plane layer should be adjacent to the signal layer to provide shielding. The ground plane layer should have an island located under the IC, the components connected to analog or logic signals. The island should be connected to the rest of the ground plane layer at one quiet point.

There are two sets of components in a DC/DC converter; the power components and the small signal components. The power components are the most critical because they switch large amount of energy. The small signal components connect to sensitive nodes or supply critical bypassing current and signal coupling.

The power components should be placed first and these include MOSFETs, input and output capacitors, and the inductor. Keeping the distance between the power train and the control IC short helps keep the gate drive traces short. These drive signals include the LGATE, UGATE, PGND, PHASE and BOOT.




FIGURE 22. TYPICAL POWER COMPONENT PLACEMENT

When placing MOSFETs, try to keep the source of the upper MOSFETs and the drain of the lower MOSFETs as close as thermally possible. See Figure 22. Input high frequency capacitors should be placed close to the drain of the upper MOSFETs and the source of the lower MOSFETs. Place the output inductor and output capacitors between the MOSFETs and the load. High frequency output decoupling capacitors (ceramic) should be placed as close as possible to the decoupling target, making use of the shortest connection paths to any internal planes. Place the components in such a way that the area under the IC has less noise traces with high dV/dt and di/dt, such as gate signals and phase node signals.

#### **VCC AND PVCC PINS**

Place the decoupling capacitors as close as practical to the IC. In particular, the PVCC decoupling capacitor should have a very short and wide connection to the PGND pin. The VCC decoupling capacitor should be referenced to GND pin.

#### **EN, PGOOD, VIDO, VID1, AND FSEL PINS**

These are logic signals that are referenced to the GND pin. Treat as a typical logic signal.

#### **OCSET AND VO PINS**

The current-sensing network consisting of  $R_{OCSET}$ ,  $R_{O}$ , and  $C_{SEN}$  needs to be connected to the inductor pads for accurate measurement of the DCR voltage drop. These components however, should be located physically close to the OCSET and VO pins with traces leading back to the inductor. It is critical that the traces are shielded by the ground plane layer all the way to the inductor pads. The procedure is the same for resistive current sense.

#### FB, SREF, SETO, SET1, SET2, AND RTN PINS

The input impedance of these pins is high, making it critical to place the components connected to these pins as close as possible to the IC.

#### LGATE, PGND, UGATE, BOOT, AND PHASE PINS

The signals going through these traces are high dv/dt and high di/dt, with high peak charging and discharging current. The PGND pin can only flow current from the gate-source charge of the low-side MOSFETs when LGATE goes low. Ideally, route the trace from the LGATE pin in parallel with the trace from the PGND pin, route the trace from the UGATE pin in parallel with the trace from the PHASE pin. In order to have more accurate zero-crossing detection of inductor current, it is recommended to connect the PHASE pin to the drain of the low-side MOSFETs with Kelvin connection. These pairs of traces should be short, wide, and away from other traces with high input impedance; weak signal traces should not be in proximity with these traces on any layer.

# **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
February 13, 2012	FN7933.1	"Ordering Information" on page 10: Removed "Coming Soon" from ISL95875IRUZ-T and ISL95875HRUZ-T. Corrected part marking for ISL95874IRUZ-T from 741 to 741. Corrected part marking for ISL95875IRUZ-T from GAX to 751.
October 21, 2011	FN7933.0	Initial Release.

# **Products**

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to <a href="https://www.intersil.com/products">www.intersil.com/products</a> for a complete list of Intersil product families.

For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL95874, ISL95875, ISL95876

To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff

FITs are available from our website at: http://rel.intersil.com/reports/sear

© Copyright Intersil Americas LLC 2011-2012. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see <a href="https://www.intersil.com/en/products.html">www.intersil.com/en/products.html</a>


Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="https://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>


Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>



# Ultra Thin Quad Flat No-Lead Plastic Package (UTQFN)








NX (b) (A1)

SECTION "C-C"

C C TERMINAL TIP



L16.2.6x1.8A

16 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE

	N			
SYMBOL	MIN	NOMINAL	MAX	NOTES
Α	0.45	0.50	0.55	-
A1	-	-	0.05	-
A3	0.127 REF			-
b	0.15	0.20	0.25	5
D	2.55	2.60	2.65	-
E	1.75	1.80	1.85	-
е	0.40 BSC			-
K	0.15	-	-	-
L	0.35	0.40	0.45	-
L1	0.45	0.50	0.55	-
N	16			2
Nd	4			3
Ne	4			3
θ	0	-	12	4

Rev. 5 2/09


Page 27 of 29


- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- Nd and Ne refer to the number of terminals on D and E side, respectively.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Maximum package warpage is 0.05mm.
- 8. Maximum allowable burrs is 0.076mm in all directions.
- 9. JEDEC Reference MO-255.
- For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.


# **Package Outline Drawing**


## L20.3.2x1.8

20 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE (UTQFN) Rev 0, 5/08











TYPICAL RECOMMENDED LAND PATTERN








- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
- 4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

# **Package Outline Drawing**


L20.3x4
20 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
Rev 1, 3/10








TYPICAL RECOMMENDED LAND PATTERN





- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
- Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
  - The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 indentifier may be either a mold or mark feature.

