

ISL70062SEH, ISL73062SEH

Radiation Hardened 10A NMOS Load Switch

The [ISL70062SEH](#) and [ISL73062SEH](#) (ISL7x062SEH) are radiation hardened single channel load switches featuring ultra-low r_{ON} and controlled rise time. These devices use a NMOS pass device as the main switch that operates across an input voltage range of 0V to ($V_{CC} - 2V$) and can support a maximum of 10A continuous current. The devices have a VCC pin to power the logic and driver. The VCC voltage range is 3V to 5.5V. Simple ON/OFF digital control inputs make the device capable of interfacing directly with low voltage control signals from an FPGA, MCU, or processor.

Additional features include reverse current protection to stop current from flowing toward the input when the output SWO voltage increases above the input SWI voltage, a selectable 100Ω MOSFET to discharge the output, and Undervoltage Lockout (UVLO) protection that keeps the switch OFF when the VCC voltage is too low.

The ISL7x062SEH devices operate across the military temperature range from -55°C to +125°C and are available in a 14 Ld hermetically sealed Ceramic Dual Flatpack (CDFP) package or in die form.

Applications

- Satellites power distribution management
- Power system redundancy
- Power sequencing
- Power system fault management
- Space VPX systems




Figure 1. Redundant Source Switch Application

Features

- Electrically screened to DLA SMD [5962-19212](#)
- Integrated high speed load switch
 - Turn-off time of 3μs
- Ultra-low ON-resistance (r_{ON}) of 25mΩ typical
- Continuous 10A switch current
- Controlled rise time to limit inrush current
- Reverse current protection
- Simple ON/OFF logic control
- Undervoltage lockout
- Selectable 100Ω discharge MOSFET
- Radiation acceptance testing - ISL70062SEH
 - HDR (50-300rad(Si)/s): 100krad(Si)
 - LDR (0.01rad(Si)/s): 75krad(Si)
- Radiation acceptance testing - ISL73062SEH
 - LDR (0.01rad(Si)/s): 75krad(Si)
- SEE hardness (see SEE report for details)
 - No SEB/SEL LET_{TH}, SWI, SWO, VCC, ON, DON = 6.7V: 86MeV•cm²/mg

Related Literature

For a full list of related documents, visit our website:

- [ISL70062SEH](#) and [ISL73062SEH](#) device pages




Figure 2. r_{ON} vs V_{SWI} vs Temperature

Contents

1. Overview	3
1.1 Typical Application Diagrams	3
1.2 Functional Block Diagram	4
1.3 Ordering Information	4
1.4 Pin Configuration	5
1.5 Pin Descriptions	5
2. Specifications	6
2.1 Absolute Maximum Ratings	6
2.2 Thermal Information	6
2.3 Recommended Operating Conditions	6
2.4 Electrical Specifications	7
2.5 Test Circuits and Waveforms	10
3. Typical Performance Curves	11
4. Applications Information	17
4.1 Functional Description	17
4.2 r_{ON} of the Die vs Packaged Part	17
4.3 VCC Supply Pin	17
4.4 Undervoltage Lockout (UVLO)	17
4.5 ON Logic Input	17
4.6 DON Logic Input	17
4.7 Controlled Inrush Current	18
4.8 Reverse Current Protection (RCP)	18
4.9 Turn-Off Inductive Voltage Transient	20
4.10 Power Supply Recommendations	20
4.11 Layout	20
4.12 Die and Assembly Characteristics	21
4.13 Metallization Mask Layout	22
5. Revision History	24
6. Package Outline Drawing	25

1. Overview

1.1 Typical Application Diagrams




Figure 3. Redundant Load Application Diagram




Figure 4. Parallel Configuration to Reduce Resistance or Increase Current Capability




Figure 5. Front-End Protection Switch Application




Figure 6. Power Distribution Based on POL Converters

1.2 Functional Block Diagram




Figure 7. Block Diagram

1.3 Ordering Information

Ordering SMD Number (Note 1)	Part Number (Note 2)	Radiation Hardness (Total Ionizing Dose)	Temperature Range (°C)	Package (RoHS Compliant)	Package Drawing
5962R1921201VXC	ISL70062SEHVF	HDR to 100krad(Si), LDR to 75krad(Si)	-55 to +125	14 Ld CDFP	K14.C
5962R1921201V9A	ISL70062SEHVX (Note 3)		-55 to +125	Die	N/A
5962L1921202VXC	ISL73062SEHVF	LDR to 75krad(Si)	-55 to +125	14 Ld CDFP	K14.C
5962L1921202V9A	ISL73062SEHVX (Note 3)		-55 to +125	Die	N/A
N/A	ISL70062SEHF/PROTO (Note 4)	N/A	-55 to +125	14 Ld CDFP	K14.C
N/A	ISL73062SEHF/PROTO (Note 4)	N/A	-55 to +125	14 Ld CDFP	K14.C
N/A	ISL70062SEHX/SAMPLE (Note 3, 4)	N/A	-55 to +125	Die	N/A
N/A	ISL73062SEHX/SAMPLE (Note 3, 4)	N/A	-55 to +125	Die	N/A
N/A	ISL70062SEHEV1Z (Note 5)	Evaluation Board			


Notes:

- Specifications for Rad Hard QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD numbers listed must be used when ordering.
- These Pb-free Hermetic packaged products employ 100% Au plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
- Die product tested at $T_A = +25^{\circ}\text{C}$. The wafer probe test includes functional and parametric testing sufficient to make the die capable of meeting the electrical performance outlined in "Electrical Specifications" on page 7.
- The /PROTO and /SAMPLE are not rated or certified for Total Ionizing Dose (TID) or Single Event Effect (SEE) immunity. These parts are intended for engineering evaluation purposes only. The /PROTO parts meet the electrical limits and conditions across temperature specified in the DLA SMD and are in the same form and fit as the qualified device. The /SAMPLE parts are capable of meeting the electrical limits and conditions specified in the DLA SMD. The /SAMPLE parts do not receive 100% screening across temperature to the DLA SMD electrical limits. These part types do not come with a Certificate of Conformance because they are not DLA qualified devices.
- Evaluation board uses the /PROTO parts and /PROTO parts are not rated or certified for Total Ionizing Dose (TID) or Single Event Effect (SEE) immunity.

Table 1. Key Features Between Family of Parts




Device	Channel Type	V _{CC} Supply Bias Voltage	SWI Input Voltage Range	r _{ON}	t _{RISE}	Selectable Output Discharge MOSFET	Current Rating	Reverse Current Protection
ISL7x061SEH	PMOS	Not Required	3V to 5.5V	14mΩ at V _{SWI} = 5.5V	625μs at V _{SWI} = 5.5V, C _L = 1μF, R _L = 1Ω	Yes	10A	Yes
ISL7x062SEH	NMOS	Yes (3V to 5.5V)	0 to (V _{CC} - 2V)	25mΩ at V _{SWI} = 3.5V	2225μs at V _{SWI} = 3V, C _L = 1μF, R _L = 1Ω	Yes	10A	Yes

1.4 Pin Configuration



1.5 Pin Descriptions

Pin Number	Pin Name	ESD Circuit	Description
1, 2, 3, 4, 5	SWI	1	Switch input. Bypass SWI to GND with a 0.1μF capacitor in parallel with a 10μF capacitor.
6	VCC	2	Supply input (3V to 5.5V). Supplies the bias voltage for the control and driver circuitry. Bypass VCC to GND with 0.1μF capacitor.
7	ON	2	Logic control input. ON = High: Switch ON, ON = Low: Switch OFF.
8	GND	-	Ground connection. Lid and Bottom Metal are internally tied to Pin 8.
9	DON	2	Logic input to enable or disable discharge FET circuit function. D _{ON} = High: Discharge FET circuit active, D _{ON} = Low: Discharge FET circuit inactive.
10, 11, 12, 13, 14	SWO	3	Switch output.
N/A	LID	-	Internally tied to the ground pin of the package, Pin 8.
N/A	Bottom Metal Thermal Pad	-	Bottom metal thermal pad for heat dissipation purposes. Internally tied to the ground pin of the package, Pin 8.



2. Specifications

2.1 Absolute Maximum Ratings

Parameter	Minimum	Maximum	Unit
SWI, SWO, VCC, ON, DON	GND - 0.3	GND + 6.5	V
I _{SW} Continuous Switch Current		14.3	A
I _{SWP} Pulsed Switch Current, Pulse ≤1ms, Duty Cycle 1%		20	A
ESD Rating	Value		Unit
Human Body Model (Tested per MIL-STD-883 TM3015.7)	7		kV
Charged Device Model (Tested per JS-002-2014)	1		kV

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

2.2 Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
CDFP Package K14.C with EPOXY (Notes 6, 7)	29	3.5
CDFP Package K14.C with Solder (Notes 6, 7)	25	3.5

Notes:

6. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board (two buried 1oz copper planes) using direct attach features with package base mounted to PCB thermal land (with thermal vias below) with either a) Epoxy (10 mils thick with a k of 1W/m-K) or b) Solder (~2 mils thick). See [TB379](#).
7. For θ_{JC} , the case temperature location is the center of the package underside.

Parameter	Minimum	Maximum	Unit
Maximum Junction Temperature		+150	°C
Storage Temperature Range	-65	+150	°C

2.3 Recommended Operating Conditions

Parameter	Minimum	Maximum	Unit
Temperature	-55	+125	°C
VCC Supply Voltage	3.0	5.5	V
SWI Input Voltage Range	0	VCC - 2.0	V
ON, DON Logic Voltage Range	0	5.5	V
I _{SW}	0	10	A

2.4 Electrical Specifications

Typicals are at $C_{SWI} = 0.1\mu F$ and $T_A = +25^\circ C$; unless otherwise specified. **Boldface limits apply across the operating temperature range, $-55^\circ C$ to $+125^\circ C$; over a total ionizing dose of 100krad(Si) at $+25^\circ C$ with exposure at a high dose rate of 50 to 300rad(Si)/s (ISL70062SEH only); or over a total ionizing dose of 75krad(Si) at $+25^\circ C$ with exposure at a low dose rate of $<10\text{mrads(Si)/s}$.**

Parameter	Symbol	Test Conditions	Temperature ($^\circ C$)	Min (Note 9)	Typ (Note 8)	Max (Note 9)	Unit
Supply Currents							
Quiescent Switch Current	I_{SWQ}	$V_{CC} = 5.5V$, $V_{SWI} = 3.5V$, $I_{SWO} = 0A$, $V_{ON} = V_{DON} = V_{CC}$, measure I_{SWI}	-55 to +125		0.76	2.2	μA
		$V_{CC} = 5.5V$, $V_{SWI} = 1.0V$, $I_{SWO} = 0A$, $V_{ON} = V_{DON} = V_{CC}$, measure I_{SWI}	-55 to +125		0.23	1.5	μA
		$V_{CC} = 3.6V$, $V_{SWI} = 1.0V$, $I_{SWO} = 0A$, $V_{ON} = V_{DON} = V_{CC}$, measure I_{SWI}	-55 to +125		0.2	1.6	μA
SWI Off Switch Current	$I_{SWI(OFF)}$	$V_{CC} = 5.5V$, $V_{SWI} = 3.5V$, $R_L = 1M\Omega$, $V_{ON} = 0V$, $V_{DON} = V_{CC}$, measure I_{SWI}	-55 to +125		0.164	5	μA
		$V_{CC} = 5.5V$, $V_{SWI} = 1.0V$, $R_L = 1M\Omega$, $V_{ON} = V_{DON} = 0V$, measure I_{SWI}	-55 to +125		0.032	1	μA
		$V_{CC} = 3.6V$, $V_{SWI} = 1.0V$, $R_L = 1M\Omega$, $V_{ON} = 0V$, $V_{DON} = V_{CC}$, measure I_{SWI}	-55 to +125		0.01	4	μA
		$V_{CC} = 3.6V$, $V_{SWI} = 1.0V$, $R_L = 1M\Omega$, $V_{ON} = V_{DON} = 0V$, measure I_{SWI}	-55 to +125		0.01	0.8	μA
SWO Off Switch Current	$I_{SWO(OFF)}$	$V_{CC} = 5.5V$, $V_{SWI} = 3.5V$, $R_L = 1M\Omega$, $V_{ON} = V_{DON} = 0V$, measure I_{SWO}	-55 to +125		0.07	0.5	μA
		$V_{CC} = 3.6V$, $V_{SWI} = 1.0V$, $R_L = 1M\Omega$, $V_{ON} = V_{DON} = 0V$, measure I_{SWO}	-55 to +125		0.07	0.3	μA
V_{CC} Supply Current	I_{VCC}	$V_{CC} = 5.5V$, $V_{SWI} = 3.5V$, $R_L = 1M\Omega$, $V_{ON} = V_{DON} = V_{CC}$	-55 to +125	17	23	26	μA
		$V_{CC} = 5.5V$, $V_{SWI} = 3.5V$, $R_L = 1M\Omega$, $V_{ON} = V_{DON} = 0V$	-55 to +125	11	15.06	17	μA
		$V_{CC} = 5.5V$, $V_{SWI} = 3.5V$, $R_L = 1M\Omega$, $V_{ON} = 0V$, $V_{DON} = V_{CC}$	-55 to +125	10.5	13.83	15.5	μA

Typicals are at $C_{SWI} = 0.1\mu F$ and $T_A = +25^\circ C$; unless otherwise specified. **Boldface limits apply across the operating temperature range, $-55^\circ C$ to $+125^\circ C$; over a total ionizing dose of 100krad(Si) at $+25^\circ C$ with exposure at a high dose rate of 50 to 300rad(Si)/s (ISL70062SEH only); or over a total ionizing dose of 75krad(Si) at $+25^\circ C$ with exposure at a low dose rate of $<10\text{mrads(Si)/s}$.**

Parameter	Symbol	Test Conditions	Temperature (°C)	Min (Note 9)	Typ (Note 8)	Max (Note 9)	Unit
Power Switch							
Switch On-Resistance	r _{ON}	V _{CC} = 5.5V, V _{SWI} = 3.5V, I _{SW} = 1A, V _{ON} = V _{CC} , V _{DON} = 0V	-55	12	16	22	mΩ
			+25	20	25	30	mΩ
			+125	31	36	41	mΩ
			Post Radiation (+25)	20	25	30	mΩ
		V _{CC} = 5.5V, V _{SWI} = 3.5V, I _{SW} = 1A, V _{ON} = V _{CC} , V _{DON} = 0V, (Note 10)	Die (+25)		19	22	mΩ
		V _{CC} = 5.5V, V _{SWI} = 1.0V, I _{SW} = 1A, V _{ON} = V _{CC} , V _{DON} = 0V	-55	9	12	16	mΩ
			+25	11	16	21	mΩ
			+125	18	23	28	mΩ
			Post Radiation (+25)	11	16	21	mΩ
		V _{CC} = 5.5V, V _{SWI} = 1.0V, I _{SW} = 1A, V _{ON} = V _{CC} , V _{DON} = 0V, (Note 10)	Die (+25)		11	15	mΩ
		V _{CC} = 3.0V, V _{SWI} = 1.0V, I _{SW} = 1A, V _{ON} = V _{CC} , V _{DON} = 0V	-55	12	18	22	mΩ
			+25	20	25	30	mΩ
			+125	31	36	41	mΩ
			Post Radiation (+25)	20	25	30	mΩ
		V _{CC} = 3.0V, V _{SWI} = 1.0V, I _{SW} = 1A, V _{ON} = V _{CC} , V _{DON} = 0V, (Note 10)	Die (+25)		19	22	mΩ
Output Discharge Switch							
Discharge Resistance	r _{DIS}	V _{CC} = 5.5V, V _{SWI} = 3.5V, V _{ON} = 0V, V _{DON} = V _{CC} , V _{SW0} = 3.5V, Measure I _{SW0} and calculate r _{DIS} = 3.5V/I _{SW0}	-55 to +125	60	79	106	Ω
		V _{CC} = 3.0V, V _{SWI} = 1V, V _{ON} = 0V, V _{DON} = V _{CC} , V _{SW0} = 1.0V, Measure I _{SW0} and calculate r _{DIS} = 1.0V/I _{SW0}	-55 to +125	43	68	102	Ω
ON and DON Control Logic							
Logic Input Threshold High	V _{ON_IH}	V _{CC} = 3.0V, V _{SWI} = 1.0V, V _{DON} = V _{CC} , V _{ON} = 0.4V, SWO = 1MΩ; Sweep V _{ON} from 0.4V to 1.2V; Measure V _{ON} when rising edge of V _{SWO} = 50% of V _{SWI}	-55 to +125			1.2	V
		V _{CC} = 5.5V, V _{SWI} = 3.0V, V _{DON} = V _{CC} , V _{ON} = 0.4V, SWO = 1MΩ; Sweep V _{ON} from 0.4V to 1.2V; Measure V _{ON} when rising edge of V _{SWO} = 50% of V _{SWI}	-55 to +125			1.2	V
	V _{DON_IH}	V _{CC} = 3.0V, V _{SWI} = 1.0V, V _{ON} = 0V, V _{DON} = 0.4V, V _{SWO_F} = 1.0V through 1Ω resistor at SWO; Sweep V _{DON} from 0.4V to 1.2V; Measure V _{DON} when I _{SWO_F} > 10μA.	-55 to +125			1.2	V
		V _{CC} = 5.5V, V _{SWI} = 3.0V, V _{ON} = 0V, V _{DON} = 0.4V, V _{SWO_F} = 3.0V through 1Ω resistor at SWO; Sweep V _{DON} from 0.4V to 1.2V; Measure V _{DON} when I _{SWO_F} > 10μA.	-55 to +125			1.2	V

Typicals are at $C_{SWI} = 0.1\mu F$ and $T_A = +25^\circ C$; unless otherwise specified. **Boldface limits apply across the operating temperature range, $-55^\circ C$ to $+125^\circ C$; over a total ionizing dose of 100krad(Si) at $+25^\circ C$ with exposure at a high dose rate of 50 to 300rad(Si)/s (ISL70062SEH only); or over a total ionizing dose of 75krad(Si) at $+25^\circ C$ with exposure at a low dose rate of $<10\text{mrad(Si)/s}$.**

Parameter	Symbol	Test Conditions	Temperature (°C)	Min (Note 9)	Typ (Note 8)	Max (Note 9)	Unit
Logic Input Threshold Low	V _{ON_IL}	V _{CC} = 3.0V, V _{SWI} = 1.0V, V _{DON} = V _{CC} , V _{ON} = 1.2V, S _{WO} = 1MΩ; Sweep V _{ON} from 1.2V to 0.4V; Measure V _{ON} when falling edge of V _{S_{WO}} = 50% of V _{S_{WI}}	-55 to +125	0.4			V
		V _{CC} = 5.5V, V _{SWI} = 3.0V, V _{DON} = V _{CC} , V _{ON} = 1.2V, S _{WO} = 1MΩ; Sweep V _{ON} from 1.2V to 0.4V; Measure V _{ON} when falling edge of V _{S_{WO}} = 50% of V _{S_{WI}}	-55 to +125	0.4			V
	V _{DON_IL}	V _{CC} = 3.0V, V _{SWI} = 1.0V, V _{ON} = 0V, V _{DON} = 1.2V, V _{S_{WO_F}} = 1.0V through 1Ω resistor at S _{WO} ; Sweep V _{DON} from 1.2V to 0.4V; Measure V _{DON} when I _{S_{WO_F}} <10μA.	-55 to +125	0.4			V
		V _{CC} = 5.5V, V _{SWI} = 3.0V, V _{ON} = 0V, V _{DON} = 1.2V, V _{S_{WO_F}} = 3.0V through 1Ω resistor at S _{WO} ; Sweep V _{DON} from 1.2V to 0.4V; Measure V _{DON} when I _{S_{WO_F}} <10μA.	-55 to +125	0.4			V
Logic Input Hysteresis	V _{ONHYS} V _{DONHYS}	V _{ONHYS} = V _{ON_IH} - V _{ON_IL} V _{DONHYS} = V _{DON_IH} - V _{DON_IL}	-55 to +125	20	117	250	mV
Pull-Down Resistance	R _{ONPD} R _{DONPD}	R _{ONPD} = V _{ON_IH} / I _{ON} R _{DONPD} = V _{DON_IH} / I _{DON}	-55 to +125	1.75	2.56	3.25	MΩ
UVLO (Undervoltage Lockout)							
UVLO Falling Voltage	UVLO _{Falling}	V _{CC} = 3.0V, V _{ON} = V _{CC} , V _{DON} = 0, V _{SWI} = 1V, S _{WO} = 25Ω to GND, ramp V _{CC} / V _{ON} down simultaneously in -10mV steps until the output switches off V _{S_{WO}} < 0.1V, report this voltage as UVLO _{Falling}	-55 to +125	1.9	2.24	2.55	V
UVLO Rising Voltage	UVLO _{Rising}	V _{CC} = 0.25V, V _{ON} = V _{CC} , V _{DON} = 0, V _{SWI} = 1V, S _{WO} = 25Ω to GND, ramp V _{CC} / V _{ON} up simultaneously in 10mV steps until the output switches ON V _{S_{WO}} > 1V, report this voltage as UVLO _{Rising}	-55 to +125	2	2.33	2.6	V
UVLO Hysteresis	UVLO _{HYS}	UVLO _{HYS} = UVLO _{Rising} - UVLO _{Falling}	-55 to +125	15	89	190	mV
Reverse Current Protection (Note 11)							
RCP Enter Threshold Voltage	V _{RCP_Enter}	V _{CC} = 3.0V, V _{SWI} = 1.0V, V _{ON} = V _{CC} , V _{DON} = 0V; Sweep V _{S_{WO}} from V _{SWI} to V _{SWI} +150mV	-55 to +125	10	34	65	mV
		V _{CC} = 5.5V, V _{SWI} = 3.5V, V _{ON} = V _{CC} , V _{DON} = 0V; Sweep V _{S_{WO}} from V _{SWI} to V _{SWI} +150mV	-55 to +125	10	34	65	mV
RCP Exit Threshold Voltage	V _{RCP_Exit}	V _{CC} = 3.0V, V _{SWI} = 1.0V, V _{ON} = V _{CC} , V _{DON} = 0V; Sweep V _{S_{WO}} from V _{RCP_Enter} to V _{SWI} - 100mV	-55 to +125	-12	-3	0	mV
		V _{CC} = 5.5V, V _{SWI} = 3.5V, V _{ON} = V _{CC} , V _{DON} = 0V; Sweep V _{S_{WO}} from V _{RCP_Enter} to V _{SWI} - 100mV	-55 to +125	-12	-3	0	mV
Timing (Note 11)							
V _{S_{WO}} Turn-On Time	t _{ON}	V _{CC} = 3.0V, V _{SWI} = 1V, C _L = 1μF, R _L = 1Ω, measure from V _{ON} = V _{ON_IH} to V _{S_{WO}} = 10% of V _{S_{WI}} (see Figure 8, Figure 9, Figure 10)	-55 to +125	20	47	88	μs
		V _{CC} = 5.5V, V _{SWI} = 3.0V, C _L = 1μF, R _L = 1Ω, measure from V _{ON} = V _{ON_IH} to V _{S_{WO}} = 10% of V _{S_{WI}} (see Figure 8, Figure 9, Figure 10)	-55 to +125	20	56	74	μs
V _{S_{WO}} Rise Time	t _{RISE}	V _{CC} = 3.0V, V _{SWI} = 1V, C _L = 1μF, R _L = 1Ω, V _{S_{WO}} = 10% to 90% (see Figure 8, Figure 9, Figure 10)	-55 to +125	800	1530	3000	μs
		V _{CC} = 5.5V, V _{SWI} = 3.0V, C _L = 1μF, R _L = 1Ω, V _{S_{WO}} = 10% to 90% (see Figure 8, Figure 9, Figure 10)	-55 to +125	800	2225	3500	μs

Typicals are at $C_{SWI} = 0.1\mu F$ and $T_A = +25^\circ C$; unless otherwise specified. **Boldface limits apply across the operating temperature range, $-55^\circ C$ to $+125^\circ C$; over a total ionizing dose of 100krad(Si) at $+25^\circ C$ with exposure at a high dose rate of 50 to 300rad(Si)/s (ISL70062SEH only); or over a total ionizing dose of 75krad(Si) at $+25^\circ C$ with exposure at a low dose rate of $<10\text{mrads(Si)/s}$.**

Parameter	Symbol	Test Conditions	Temperature ($^\circ C$)	Min (Note 9)	Typ (Note 8)	Max (Note 9)	Unit
V_{SWO} Turn-Off Time	t_{OFF}	$V_{CC} = 3.0V$, $V_{SWI} = 1.0V$, $CL = 1\mu F$, $RL = 1\Omega$, measure from $V_{ON} = V_{ON_IL}$ to $V_{SWO} = 90\%$ of V_{SWI} (see Figure 8, Figure 9, Figure 10)	-55 to +125	0.1	1.9	3	μs
		$V_{CC} = 5.5V$, $V_{SWI} = 3.0V$, $CL = 1\mu F$, $RL = 1\Omega$, measure from $V_{ON} = V_{ON_IL}$ to $V_{SWO} = 90\%$ of V_{SWI} (see Figure 8, Figure 9, Figure 10)	-55 to +125	0.1	1.8	2.5	μs
V_{SWO} Fall Time	t_{FALL}	$V_{CC} = 3.0V$, $V_{SWI} = 1.0V$, $CL = 1\mu F$, $RL = 1\Omega$, $V_{SWO} = 90\%$ to 10% , (see Figure 8, Figure 9, Figure 10)	-55 to +125	0.5	1.2	3	μs
		$V_{CC} = 5.5V$, $V_{SWI} = 3.0V$, $CL = 1\mu F$, $RL = 1\Omega$, $V_{SWO} = 90\%$ to 10% , (see Figure 8, Figure 9, Figure 10)	-55 to +125	1	3.7	6	μs
RCP Response Time	t_{REV}	$V_{CC} = 3V$, $V_{ON} = V_{CC}$, $V_{DON} = 0V$, $V_{SWI} = V_{SWO} = 1V$; Sweep V_{SWO} from 1.0V to 1.1V with 10000V/s slew rate; Measure time from V_{RCP_ENTER} to when I_{RCP} has returned to 0A. (Note 12)	-55 to +125		3.6	6.5	μs
		$V_{CC} = 5.0V$, $V_{ON} = V_{CC}$, $V_{DON} = 0V$, $V_{SWI} = V_{SWO} = 1V$; Sweep V_{SWO} from 1.0V to 1.1V with 10000V/s slew rate; Measure time from V_{RCP_ENTER} to when I_{RCP} has returned to 0A. (Note 12)	-55 to +125		2.8	5	μs

Notes:

- Typical values shown are not guaranteed.
- Parameters with MIN and/or MAX limits are 100% tested at $-55^\circ C$, $+25^\circ C$, and $+125^\circ C$, unless otherwise specified.
- r_{ON} resistance of the die only, excludes packaging and bond wire resistance.
- RCP and timing parameters are not tested during wafer die probe testing. Die limit specifications for these parameters are not available. Packaging and bond wire parasitic impedance do affect the specification performance of these parameters.
- I_{RCP} is the current referenced from SWO to SWI when $V_{SWO} > V_{SWI}$ but V_{RCP_ENTER} has not been met.

2.5 Test Circuits and Waveforms




Figure 8. Control Timing Waveform




Figure 9. SWO Timing Waveform




Figure 10. Timing Test Circuit

3. Typical Performance Curves

Unless otherwise noted, $V_{CC} = 5.5V$; $V_{SWI} = 3.5V$; $I_{SWO} = 1A$; $C_{SWI} = 10\mu F$; $C_L = 1\mu F$; $T_A = +25^\circ C$




Figure 11. r_{ON} vs V_{SWI} vs Temperature




Figure 12. r_{ON} vs V_{SWI} vs Temperature




Figure 13. r_{ON} vs V_{SWI} vs Temperature




Figure 14. r_{ON} vs I_{SWO} vs Temperature




Figure 15. r_{ON} vs I_{SWO} vs Temperature




Figure 16. r_{ON} vs I_{SWO} vs Temperature

Unless otherwise noted, $V_{CC} = 5.5V$; $V_{SWI} = 3.5V$; $I_{SWO} = 1A$; $C_{SWI} = 10\mu F$; $C_L = 1\mu F$; $T_A = +25^\circ C$ (Continued)




Figure 17. I_{SWQ} vs Temperature vs V_{CC}




Figure 18. $I_{SWI(OFF)}$ vs Temperature




Figure 19. $I_{SWO(OFF)}$ vs Temperature




Figure 20. I_{VCC} vs Temperature Logic State




Figure 21. UVLO Falling and Rising Voltage




Figure 22. V_{CC} , SWI , SWO , ON , DON Breakdown Voltage

Unless otherwise noted, $V_{CC} = 5.5V$; $V_{SWI} = 3.5V$; $I_{SWO} = 1A$; $C_{SWI} = 10\mu F$; $C_L = 1\mu F$; $T_A = +25^\circ C$ (Continued)




Figure 23. ON and DON V_{IH} and V_{IL} vs Temperature




Figure 24. ON and DON V_{IH} and V_{IL} vs Temperature




Figure 25. t_{RISE} vs Temperature vs V_{CC}




Figure 26. t_{FALL} vs Temperature vs V_{CC}




Figure 27. t_{ON} vs Temperature vs V_{CC}




Figure 28. t_{OFF} vs Temperature vs V_{CC}

Unless otherwise noted, $V_{CC} = 5.5V$; $V_{SWI} = 3.5V$; $I_{SWO} = 1A$; $C_{SWI} = 10\mu F$; $C_L = 1\mu F$; $T_A = +25^\circ C$ (Continued)




Figure 29. Turn-On Waveform




Figure 30. Turn-Off Waveform




Figure 31. Turn-On Waveform






Figure 32. Turn-Off Waveform

Figure 33. I_{RCP} Enter vs V_{SWO} vs TemperatureFigure 34. I_{RCP} Enter vs V_{SWO} vs Temperature

Unless otherwise noted, $V_{CC} = 5.5V$; $V_{SWI} = 3.5V$; $I_{SWO} = 1A$; $C_{SWI} = 10\mu F$; $C_L = 1\mu F$; $T_A = +25^\circ C$ (Continued)




Figure 35. I_{RCP} Enter vs V_{SWO} vs Temperature




Figure 36. RCP Response vs Temperature vs V_{CC}




Figure 37. I_{RCP} Exit vs V_{SWO} vs Temperature




Figure 38. I_{RCP} Exit vs V_{SWO} vs Temperature




Figure 39. V_{RCP_ENTER} Threshold vs Temperature vs V_{CC} and V_{SWI}




Figure 40. V_{RCP_EXIT} Threshold vs Temperature vs V_{CC} and V_{SWI}

Unless otherwise noted, $V_{CC} = 5.5V$; $V_{SWI} = 3.5V$; $I_{SWO} = 1A$; $C_{SWI} = 10\mu F$; $C_L = 1\mu F$; $T_A = +25^\circ C$ (Continued)




Figure 41. r_{DS} vs V_{SWI} vs Temperature

4. Applications Information

4.1 Functional Description

The ISL7x062SEH are single channel, low voltage, high current load switches for use in space power switching applications. The integrated circuit is a NMOS pass device with a simple logic input to turn the pass device on or off.

The ISL7x062SEH devices are capable of 10A continuous current with a typical r_{ON} of 25mΩ with $V_{CC} = 5.5V$ and $SWI = 3.5V$, and a r_{ON} of 16mΩ with $V_{CC} = 5.5V$ and $SWI = 1.0V$. The devices have a VCC pin to power the logic and drivers of the device, allowing the switching of low voltage levels. VCC voltage range is 3V to 5.5V, and an internal UVLO keeps the device OFF when VCC is too low. The input voltage (V_{SWI}) range of the devices is 0V to ($V_{CC} - 2V$). The devices feature internal controlled rise time to reduce inrush current. The ISL7x062SEH incorporate reverse current protection when the output voltage (V_{SWO}) increases above the V_{SWI} voltage. Additionally, there is a selectable 100Ω MOSFET between SWO and GND to discharge the output when the main pass device is OFF. When the DON logic input = High, the discharge FET circuitry is enabled.

4.2 r_{ON} of the Die vs Packaged Part

Bond wire resistance, package parasitic resistance, and package lead lengths are significant contributors to the switch r_{ON} resistance. The r_{ON} resistance of the die at 3.5V and 1A load is 19mΩ. At 3.5V and 1A load the r_{ON} difference between a packaged part and the die is 6mΩ (25mΩ - 19mΩ). Based on this data, the package adds approximately 25% to the switch r_{ON} . Customers purchasing die and using their own packages must take into consideration the packaging resistance to ensure the r_{ON} meets their application requirements.

4.3 VCC Supply Pin

The VCC pin on the ISL7x062SEH is used to bias the control and driver circuitry of the load switch. This allows the NMOS pass device to pass low voltage levels in the range of 0V to ($V_{CC} - 2V$). VCC voltage range is 3V to 5.5V. Place a 0.1μF decoupling capacitor to ground close to the VCC pin.

4.4 Undervoltage Lockout (UVLO)

The devices have Undervoltage Lockout (UVLO) protection. The UVLO on the ISL7x062SEH devices is based on the VCC level. When there is not enough voltage to meet the UVLO threshold, the NMOS pass device is kept off. This occurs when the VCC voltage drops below $UVLO_{FALLING}$ threshold. When the ON pin is in the high state and the input voltage rises above the $UVLO_{RISING}$ threshold, a controlled turn-on of the NMOS pass device is initiated.

4.5 ON Logic Input

The ON logic input controls the state of the NMOS pass device. The ON logic input is active high. When ON = High, the switch is ON and when ON = Low, the switch is OFF. The low logic levels make the ISL7x062SEH ideal for interfacing with general purpose I/O voltages from CPU, FPGA, and microprocessors. The ON logic input has hysteresis to remove any switch bouncing or ON/OFF oscillations due to noise on the control signal. The pin has an internal 2MΩ pull-down resistor to ground and can be left floating.

4.6 DON Logic Input

The ISL7x062SEH devices have a selectable discharge MOSFET circuit at the SWO output that can be enabled when DON = High. It is disabled when DON = Low.

When DON = High and the NMOS pass device gets turned off (ON = Low), a 100Ω discharge MOSFET gets connected from the SWO output to ground. When the NMOS pass device is turned on (ON = High), the 100Ω discharge MOSFET gets disconnected. This functionality is for applications that need to quickly discharge the output when the NMOS pass device is turned off.

When DON = Low, the discharge MOSFET circuitry is disabled and does not get connected at the output when the NMOS pass device gets turned off. The DON pin has an internal 2MΩ pull-down resistor to ground and it can be left floating if this discharge function is not required.

The low logic levels of DON make it ideal for interfacing with general purpose I/O voltages from CPU, FPGA, and microprocessors. The DON logic input has hysteresis to remove any switch bouncing or ON/OFF oscillations due to noise on the control signal.

If DON = High and part is in the reverse current protection (RCP) state ($V_{SWO} \geq V_{RCP_ENTER}$), the discharge FET circuitry becomes inactive and the 100Ω discharge MOSFET does not get connected at the output. When the RCP event is removed and the part resumes normal operation, the discharge circuitry is restored to normal operation.

4.7 Controlled Inrush Current

The ISL7x062SEH devices have slew rate control circuitry to extend the rise time of the SWO output signal during turn-on of the load switch. The controlled rise time of the SWO voltage reduces the inrush current when charging the load capacitance.

[Figure 42](#) and [Figure 43](#) show graphs of the Peak Inrush Current vs Load Capacitance for different conditions. [Figure 42](#) is done with $V_{CC} = 5.0V$ and V_{SWI} at 3.0V. [Figure 43](#) is done with $V_{CC} = 5.0V$ and V_{SWI} at 1.0V. The red trace in the graph is the inrush current worse case design simulation result (SIMS (WC)). The blue trace is the inrush current measured on parts in the lab (LAB DATA). You can use these graphs to determine if the level of inrush current for the system load capacitance is acceptable for your application.

Note: Worse case inrush current occurs when switching the load capacitance without any load resistance and it reduces marginally with the addition of load resistance.




Figure 42. Peak Inrush vs Load Capacitance for $V_{SWI} = 3.0V$




Figure 43. Peak Inrush vs Load Capacitance vs for $V_{SWI} = 1.0V$

4.8 Reverse Current Protection (RCP)


RCP circuitry is embedded to eliminate leakages from SWO to SWI in case of $V_{SWO} > V_{SWI}$. A comparator measures the dropout voltage on the switch between SWO and SWI and turns off the NMOS pass device if this voltage exceeds the V_{RCP_ENTER} threshold. If the DON logic input = High or Low, the discharge MOSFET circuit is disabled in the reverse current state.

4.8.1 Reverse Current when NMOS Pass Device is Disabled

The load switch has been designed to have minimal reverse current when the NMOS pass device is turned OFF (disabled). The NMOS pass device is OFF under the following conditions:

- ON = Low
- $V_{CC} < UVLO_{FALLING}$
- $V_{SWO} - V_{SWI} > V_{RCP_ENTER}$



[Figure 44 on page 19](#) shows the scope plot of SWO current as the SWO voltage is swept from 0V to 5.5V with $V_{CC} = 5.5V$ and $V_{SWI} = 3.5V$ and ON = DON = 0V. As you can see from the plot in the RCP voltage range of 3.5V to 5.5V, I_{RCP_LEAK} is $< 2.5\mu A$.

Figure 44. Leakage Current vs V_{SWO} in the Disabled State

4.8.2 Reverse Current when NMOS Pass Device is Enabled

[Figure 45](#) ($V_{CC} = 5.5V$ and $V_{SWI} = 3.5V$) and [Figure 46](#) ($V_{CC} = 3.0V$ and $V_{SWI} = 1.0V$) show the reverse current (I_{RCP}) response when the NMOS pass device is ON (enabled) and the SWO voltage is increased above the SWI voltage (entering into RCP).

Note: The red, blue, and green traces in the graphs are the I_{RCP} vs V_{SWO} vs Temperature plots. The yellow trace in the graphs show the voltage differential across the NMOS pass device (its Y axis scale is on the right side of the graphs).

Figure 45. I_{RCP} Enter vs V_{SWO} vs TemperatureFigure 46. I_{RCP} Enter vs V_{SWO} vs Temperature

As can be seen from the plots in the graphs, before $V_{DIFF} = V_{RCP_ENTER}$ to turn the switch OFF, the current from the SWO to SWI approaches 1.2A. Looking at the graphs, the V_{RCP_ENTER} ranges from 20mV to 45mV.

I_{RCP} can be calculated using [Equation 1](#). I_{RCP} is equal to the differential voltage across the switch (V_{DIFF}) divided by the r_{ON} of the switch. $V_{DIFF} = V_{SWO} - V_{SWI}$.

$$(EQ. 1) \quad I_{RCP} = (V_{DIFF}/r_{ON})$$

where

- I_{RCP} = current referenced from SWO to SWI when $V_{SWO} > V_{SWI}$ but V_{RCP_ENTER} has not been met (A)
- V_{DIFF} = differential voltage across the switch (V)
- r_{ON} = switch on resistance (Ω)

4.9 Turn-Off Inductive Voltage Transient

When the NMOS pass device turns OFF during normal operation, inductive kickback generates a momentary voltage spike at the SWI input. A decoupling capacitor at the SWI pin can reduce the level of this voltage transient.

To prevent internal damage, the voltage transient must be less than the absolute maximum voltage rating of 6.5V. The transient can be limited to a safe level by designing the SWI board trace to have minimal loop inductance along with using the appropriate decoupling capacitance. Place the required decoupling capacitor/capacitors as close to the SWI pin as possible.

Use [Equation 2](#) to calculate the decoupling capacitance required based on the trace loop inductance, load current, SWI supply voltage, and the maximum allowable SWI transient voltage spike.

$$(EQ. 2) \quad C = 2[0.5(L \times I^2)] / (V_{SPIKE} - V_{SWI})^2$$

where:

- C = decoupling capacitance on SWI to limit the maximum voltage spike (F)
- L = total loop inductance on the SWI side of the switch (H)
- I = load current (A)
- V_{SWI} = SWI supply voltage (V)
- V_{SPIKE} = maximum transient voltage spike on SWI (V)

[Equation 2](#) example: System parameters: $L = 0.14\mu\text{H}$, $V_{SWI} = 3.5\text{V}$, and $I = 10\text{A}$. To limit the V_{SPIKE} to $<6.5\text{V}$ would require decoupling capacitance of $>1.6\mu\text{F}$. To limit the V_{SPIKE} to 6V would require a decoupling capacitance of $2.3\mu\text{F}$. If the system load current is $I = 3\text{A}$, it only requires a decoupling capacitance of 202nF to limit the V_{SPIKE} to 6V .

Note: The previous discussion also applies to the SWO side of the NMOS pass device when turning OFF during a RCP event. This occurs during the transition when $V_{SWO} - V_{SWI} > V_{RCP_ENTER}$. A transient voltage spike can be generated at the SWO and SWI pins.

4.10 Power Supply Recommendations

The ISL7x0062SEH devices are designed to switch power supply rails connected at their SWI input in the voltage range of 0V to 3.5V with $V_{CC} = 5.5\text{V}$. For proper electrical performance, the supply rail should be regulated and proper decoupling capacitors placed from the SWI trace to ground.

4.11 Layout

4.11.1 Layout Guidelines

For best performance, make the SWI and SWO traces as short and wide as possible and place a solid ground power plane ≤ 5 mils under the traces to minimize the trace parasitic inductance. Place the decoupling capacitors as close as possible to the SWI and SWO pins to minimize the effects that the parasitic trace inductances can have on normal operation. See [“Turn-Off Inductive Voltage Transient” on page 20](#). Due to the possibility of large power dissipation, connect the device thermal pad to the PCB through thermal vias to effectively remove heat from the part.

4.11.2 Layout Example




Figure 47. Layout Recommendations

4.12 Die and Assembly Characteristics

Table 2. Die and Assembly Related Information

Die Information	
Dimensions	2413μm x 5969μm (95 mils x 235 mils) Thickness: 483μm ±25μm (19 mils ±1 mil)
Interface Materials	
Glassivation	Type: 12kÅ Silicon Nitride on 3kÅ Oxide
Top Metallization	Type: 300Å TIN on 2.8μm AlCu (99.5%/0.5%) In Bondpads, TIN has been removed.
Backside Finish	Silicon
Process	P6
Assembly Information	
Substrate Potential	GND
Additional Information	
Worst Case Current Density	$1.6 \times 10^5 \text{ A/cm}^2$
Transistor Count	1404
Weight of Packaged Device	0.6 grams (typical) - K14.C package
Lid Characteristics	Finish: Gold Lid Potential: Grounded, tied to package pin 8

4.13 Metallization Mask Layout




Table 3. Layout X-Y Coordinates (Centroid of bond pad)

Pad Name	Pad Number	X (μm)	Y (μm)	Pad Name	Pad Number	X (μm)	Y (μm)
SWO	1	786.9	2672.0	SWO	38	786.9	2362.0
SWI	2	-786.9	2672.0	SWO	37	786.9	2052.0
SWI	3	-786.9	2362.0	SWO	36	786.9	1742.0
SWI	4	-786.9	2052.0	SWO	35	786.9	1432.0
SWI	5	-786.9	1742.0	SWO	34	786.9	1122.0
SWI	6	-786.9	1432.0	SWO	33	786.9	812.0
SWI	7	-786.9	1122.0	SWO	32	786.9	502.0
SWI	8	-786.9	812.0	SWO	31	786.9	192.0
SWI	9	-786.9	502.0	SWO	30	786.9	-118.0
SWI	10	-786.9	192.0	SWO	29	786.9	-428.0
SWI	11	-786.9	-118.0	SWO	28	786.9	-738.0
SWI	12	-786.9	-428.0	SWO	27	786.9	-1048.0
SWI	13	-786.9	-738.0	SWO	26	786.9	-1358.0
SWI	14	-786.9	-1048.0	SWO	25	786.9	-1668.0
SWI	15	-786.9	-1358.0	SWO	24	786.9	-1978.0
SWI	16	-786.9	-1668.0	SWO	23	786.9	-2282.0
SWI	17	-786.9	-1978.0	DON	22	958.5	-2544.5
SWI	18	-786.9	-2282.0	GND	21	766.5	-2783.5
VCC	19	-968.8	-2544.5	ON	20	-766.5	-2748.5

Notes:

13. Origin of coordinates is the center of the die.
14. Pad size for all pads: 185μm x 185μm.
15. Bond wire size: 0.002" except for VCC, ON, DON, and GND (0.00125").

5. Revision History

Rev.	Date	Description
1.02	Feb.7.20	Updated Features section. Updated Figure 12 Added Figure 13. Added test conditions to Figure 25. Updated the Functional Description section Replaced Controlled Rise Time section with Controlled Inrush Current section.
1.01	Dec.11.19	Updated the Features section on page 1 by changing the SEE hardness to No SEB/SEL LETH, SWI, SWO, VCC, ON, DON = 6.7V: 86MeV•cm ² /mg. Updated absolute maximum rating for ISWP from 45A to 20A and changed pulse from <100μs to ≤1ms. Added Note 3. Updated test conditions for r_{DIS} , V_{DON_IH} , V_{DON_IL} , and t_{REV} .
1.00	Oct.18.19	Initial release


6. Package Outline Drawing

For the most recent package outline drawing, see [K14.C](#).

K14.C


14 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE

Rev 0, 9/12



NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
2. The maximum limits of lead dimensions (section A-A) shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
3. Measure dimension at all four corners.
4. For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
5. Dimension shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.
6. The bottom of the package is a solderable metal surface.
7. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
8. Dimensions: INCH (mm). Controlling dimension: INCH.



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.