

# **SOC Dual Channel 400MHz Pin Electronics/DAC/PMU**

# ISL55163

The ISL55163 is a highly integrated System-on-a-Chip (SOC) pin electronics solution aimed at incorporating every analog function, along with some digital support functionality, required on a per channel basis for Automated Test Equipment. The interface, control and I/O of the chip are all digital; all analog circuitry is inside the chip. Two complete tester channels are integrated into each ISL55163.

The ISL55163 is pin compatible with Venus4.

# **Features**


- Pin Electronics Driver/Comparator
  - 3-level Driver (DVH/DVL/VTT)
- 8V Driver Output Swings
- Extremely Low HiZ Leakage over 16V Range
- Differential Driver and Comparator Modes
- 16V Comparator Input Compliance Range
- Load
  - 24mA Imax
  - 16V Input Compliance Range
  - Extremely Low HiZ Leakage over 16V Range
  - Independent Power-down Option

#### PMU

- FV, FI, MV, MI
- FI Voltage Clamps
- Eight Current Ranges (32mA, 8mA, 2mA, 512μA, 128μA, 32μA, 8μA, 2μA)
- Resistive Load (eight selectable resistor values)
- Remote Sense Option
- On-chip DC Levels
  - 13 Levels/Channel
  - Gain and Offset Correction/Level
- DUT Ground Sensing and Correction
- Flexible High Speed Digital Inputs and Outputs
  - Selectable On-chip Terminations for Inputs
  - Read-back Internal States
- · Package/Power Dissipation
- 64-Lead, 10mm x 10mm TQFP with Top Exposed Heat Slug
- 64-Lead, 9mmx9mm QFN with Top Exposed Heat Slug
- Pdq ≤ 500mW/Channel @ 11V Operation

# **Applications**

- · Automated Test Equipment
- Instrumentation
- ASIC Verifiers





# **Table of Contents**

Pin Descriptions	5
Pin Configuration	6
Absolute Maximum Ratings	7
Recommended Operating Conditions	8
DC Characteristics	. 10
DC Electrical Specifications – Power Supplies/Junction Temperature	10
DC Electrical Specifications – CPU Port	10
DC Electrical Specifications – Analog Pins	10
DC Electrical Specifications – Thermal Monitor and Alarm	
DC Electrical Specifications – DAC Calibration	
DC Electrical Specifications – DAC	
DC Electrical Specifications – Vmid DAC	
DC Electrical Specifications – Driver	
DC Electrical Specifications – Comparator Thresholds	15
DC Electrical Specifications - Load	
DC Electrical Specifications – PPMU-FV	
DC Electrical Specifications – Measure Current	
DC Electrical Specifications - Force Current	
DC Electrical Specifications – Measure Voltage (Monitor)	
DC Electrical Specifications – Powo Comparator Infestiolds	
DC Electrical Specifications – Low Voltage Clamps	
DC Electrical Specifications – Resistor Values/Switch Impedances	
AC Electrical Specifications	
AC Electrical Specifications – CPU Port	
AC Electrical Specifications – Driver	
AC Electrical Specifications – Comparator  AC Electrical Specifications – PMU	
·	
Chip Overview	
CPU Control	
High Speed Control	
Analog Reference	
CPU Programmed Control Line Nomenclature	
Driver/VTT/Load Block Diagram	
Comparator Block Diagram	
PMU Block Diagram	. 29
Measurement Unit Block Diagram	. 30
Driver	. 31
Real-time Digital Input	
Digital Signal Processing Options	31
Driver Output Control	31
High Impedance	33
Output Impedance	34



Active Load	
Source and Sink Currents	
Commutating Voltage	
Load Enable Sources	
Current Source Enable	
Resistive Load/Super Voltage	
Resistive Load Enable Sources	36
Comparator	37
Detailed Block Diagram	37
Comparator Overview	38
Comparator Source Selection	
Differential Comparator	39
PMU 44	
Detailed Block Diagram	43
PMU Overview	
High Impedance	44
MI Power-down	44
Current Force	
Current Ranges	
Coarse Gain Adjust	45
FI Voltage Clamps	
Voltage Force	45
Real-time PMU Control	46
Resistive Load Enable Sources	46
Measurement Unit	46
Current Measure	46
Voltage Measure	47
Monitor	48
Resistive Load	48
Temperature Sensing	
Diagnostics	49
External Force and Sense	50
DC Levels	50
Voltage Range Options vs. Function.	
Offset and Gain	
Device Under Test Ground	
Voltage Range Options vs. Function	
DC Calibration	
DAC Calibration	
Optional PCB Layout Option	53
External Component Implementation	
External References and Components	
V_REF	
R_EXT	
Power Supply Restrictions	
Power Supply Sequence	
FSD/FOS Protection	55



CPU Port	. 56
Address	.56
Data	.56
Control Signals	.56
Write Enable	.56
Read vs. Write Cycle	56
Parallel Write	.56
Reset	.56
Chip ID	.57
DAC Sample and Hold (S/H) State Machine	
Protocol Timing Diagram	.58
Memory Space	. 59
RAM Storage	
Per Channel Registers - Driver	
Per Channel Registers - Comparator	.61
Per Channel Registers - PMU	.61
Central Registers	62
Manufacturing Information	. 63
Moisture Sensitivity	
PCB Assembly	
Solder Profile.	
Package Thermal Analysis	62
Junction Temperature	. 63
Package Outline Drawings	. 65
Revision History	. 66
Ordering Information	. 69





# **Pin Descriptions**

PIN#	PIN NAME	DESCRIPTION
DIGITAL INPUTS		
58, 59	DATA_0, DATA*_0	Channel 0 driver data
61, 62	EN_0, EN*_0	Channel 0 driver enable
64	SV_0	Channel 0 super voltage enable
23, 22	DATA_1, DATA*_1	Channel 1 driver data
20, 19	EN_1, EN*_1	Channel 1 driver enable
17	SV_1	Channel 1 super voltage enable
DIGITAL OUTPUTS		
1, 2	COMP_A_0, COMP_A*_0	Channel 0, comparator A outputs
5, 6	COMP_B_0, COMP_B*_0	Channel 0, comparator B outputs
16, 15	COMP_A_1, COMP_A*_1	Channel 1, comparator A outputs
12, 11	COMP_B_1, COMP_B*_1	Channel 1, comparator B outputs
DUT PINS		
48, 33	DOUT_0, DOUT_1	Analog I/O pin that connects to Device Under Test
ANALOG PINS		
51, 52, 53	DVH_0, DVL_0, VTT_0	Driver levels for Channel 0
30, 29, 28	DVH_1, DVL_1, VTT_1	Driver levels for Channel 1
38	V_REF	External precision voltage reference
43	R_EXT	External precision resistor
46, 35	SENSE_0, SENSE_1	PMU remote sense input
36	MON_REF	Monitor reference signal
45	OT*	Over-temperature open drain digital output
41, 40	DUT_GND_0, DUT_GND_1	Analog voltage input used to track GND at DUT
49, 32	EXT_FORCE, EXT_SENSE	External PMU connection pins
37	MONITOR	Analog voltage output of PPMU
CPU INTERFACE		
24, 25, 56	CK, SDIO, STB	3-bit serial port (Clock, Data, Strobe)
57	RESET	Chip reset
POWER SUPPLIES		
9, 18, 42, 63	VDD	Digital power supply
7, 10, 21, 39, 60	GND	Device ground
27, 54	VCC	Positive analog voltage supply
26, 34, 47, 55	VEE	Negative analog voltage supply
31, 50	VCC_SV	Highest positive analog voltage supply
4, 3	VOH_0, VOL_0	Channel 0 comparator output level supplies
13, 14	VOH_1, VOL_1	Channel 1 comparator output level supplies
8, 44	N/C	No Connect



# **Pin Configuration**







# **Absolute Maximum Ratings**

Parameter	Min	Тур	Max	Units
Power Supplies		1	1	1
vcc_sv	vcc		+15	V
vcc	0		+10	V
VEE	-6		0	V
VDD	0		+5	V
VCC_SV - VEE	0		+19	V
VCC - VEE	0		+12	V
VDD - VEE		+8		V
voн		VCC + 0.5		V
VOL		GND - 0.5		V
Output Voltages				
DOUT	VEE - 0.5		VCC_SV + 0.5	V
SENSE	VEE - 0.5		VCC_SV + 0.5	V
MONITOR	VEE - 0.5		VCC_SV + 0.5	V
<u></u> <u> </u>	GND - 0.5		VDD + 0.5	V
Output Currents				
COMP_A, COMP_B	-80		80	mA
SDIO	-20		20	mA
<u></u> <u> </u>		20		mA
External References				
R_EXT	8		12	ΚΩ
V_REF	GND - 0.25V		VCC + 0.25	V
EXT_SENSE	VEE - 0.5		VCC_SV + 0.5	V
EXT_FORCE	VEE - 0.5		VCC_SV + 0.5	V
Thermal Information				
Typical Thermal Resistance θJA (Note 1) - QFN Package		38		°C/W
Typical Thermal Resistance θJA (Note 1) - TQFP Package		39		°C/W
Typical Thermal Resistance θJC (Note 2) - QFN Package		7		°C/W
Typical Thermal Resistance θJC (Note 2) - TQFP Package		1.62		°C/W
Junction Temperature	-55		150	°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

### NOTES:

- 1.  $\theta$ JA is measured with the component mounted on a high effective thermal conductivity test board in free air.
- 2. For  $\theta JC$ , the "case temp" location is taken at the package top center.



# **Recommended Operating Conditions**

VCC   +14	Parameter	Min	Тур	Max	Units
	Power Supplies				
FEE	vcc_sv	vcc		+14	V
ADD	vcc	+7.75		+8.5	V
No	VEE	-3.5		-2	V
CC_SV - VEE	VDD	+3.25		+3.5	V
CCC - VEE	GND		0		V
V   V   V   V   V   V   V   V   V   V	VCC_SV - VEE	+10		16.2	V
Comparator Output Supplies   C/OH	VCC - VEE	+8		+11.5	V
V   V   V   V   V   V   V   V   V   V	VDD - VEE		<+7.5V		V
V   V   V   V   V   V   V   V   V   V	Comparator Output Supplies				
Void	VOH		<vdd< td=""><td></td><td> v</td></vdd<>		v
Digital Inputs (DATA/*; EN/*)	VOL		>GND		V
Differential Input (VIH - VIL)	VOH – VOL	0.4		VDD - GND	V
Common Mode Input ((VIH + VIL)/2)	Digital Inputs (DATA/*; EN/*)				
Single-Ended Common Mode Input   0	Differential Input (VIH - VIL)		±250		mV
Doriver Levels   DoVH, DVL, VTT   VEE + 1   VCC - 1   V   DOVER   DOVH, DVL,   DVH - VTT ,   DVT - VTT    <8   V   DOVER   DOUT - DVH    <8   V   V   DOVER   VEE + 1   <8   V   V   DOVER   VEE + 1   V   V   DOVER   VEE + 1   V   V   DOVER   VEE + 1   VCC - 1   V   DOVER   DOUT - VTT    VEE + 1   VCC - 1   V   DOVER   DOVER   VEE + 1   VCC - 1   V   DOVER   DOVER   DOVER   DOVER   VEE + 1   VCC - 1   V   DOVER   DOVER	Common Mode Input ((VIH + VIL)/2)	0.5		+2.5	V
DVH, DVL, VTT	Single-Ended Common Mode Input	0		VDD	V
DVH - DVL ,  DVH - VTT ,  DVT - VTT	Driver Levels		•		
DOUT - DVH	DVH, DVL, VTT	VEE + 1		VCC - 1	V
DOUT - DVH	DVH - DVL ,  DVH - VTT ,  DVT - VTT		<8		V
DOUT - DVL	Driver Level Restrictions in HiZ and PMU Mo	de			
DOUT - VTT	DOUT - DVH		<8		V
VEE + 1	DOUT - DVL		<8		V
CVA, CVB         VEE + 1         VCC - 1         V           CVA_PPMU, CVB_PPMU         VEE + 1         VCC_SV - 1         V           PPMU FV/MI Range, FI/MV Compliance Range         VEE + 1.75         VCC_SV - 1.75         V           No I-Load         VEE + 1.75         VCC_SV - 4.75         V           Maximum I-Load         VEE + 4.75         VCC_SV - 4.75         V	DOUT - VTT		<8		V
CVA_PPMU, CVB_PPMU         VEE + 1         VCC_SV - 1         V           PPMU FV/MI Range, FI/MV Compliance Range         VEE + 1.75         VCC_SV - 1.75         V           No I-Load         VEE + 1.75         VCC_SV - 4.75         V           Maximum I-Load         VEe + 4.75         VCC_SV - 4.75         V	Threshold Levels				
PPMU FV/MI Range, FI/MV Compliance Range           No I-Load         VEE + 1.75         VCC_SV - 1.75         V           Maximum I-Load         VEe + 4.75         VCC_SV - 4.75         V	CVA, CVB	VEE + 1		VCC - 1	V
No I-Load         VEE + 1.75         VCC_SV - 1.75         V           Maximum I-Load         VEe + 4.75         VCC_SV - 4.75         V	CVA_PPMU, CVB_PPMU	VEE + 1		VCC_SV - 1	V
Waximum I-Load         VEe + 4.75         VCC_SV - 4.75         V	PPMU FV/MI Range, FI/MV Compliance Range	ge			
	No I-Load	VEE + 1.75		VCC_SV - 1.75	V
	Maximum I-Load	VEe + 4.75		VCC_SV - 4.75	V
FI V-Clamp Levels	FI V-Clamp Levels				
/-CI-Lo	V-Cl-Lo	VEE + 1		VCC_SV - 3	V
/-CI-Hi	V-CI-Hi	VEE + 3	>1	VCC_SV - 1	V
/-CI-Hi – V-CI-Lo >1 V	V-Cl-Hi – V-Cl-Lo		>1		V
Active Load	Active Load				
-Source 0 24 mA	I-Source	0		24	mA
-Sink -24 0 mA	I-Sink	-24		0	mA



# **Recommended Operating Conditions**

Parameter	Min	Тур	Max	Units			
External Load Capacitance		<1		nF			
MONITOR Operating Range	VEE + 1		VCC_SV - 1	V			
MONITOR Output Compliance	VEE		vcc_sv	V			
External References							
V_REF	+2.99		+3.01	V			
R_EXT	9.99		10.01	ΚΩ			
EXT_SENSE	VEE		vcc_sv	V			
EXT_FORCE	VEE		vcc-sv	V			
Miscellaneous							
Junction Temperature Range	+25		100	°C			
CPU Port CK Frequency	10		25	MHz			
OT*	GND		VDD	V			
CON	FID	EN	ITIA				



# **DC Characteristics**

NOTE: For all of the following DC Electrical specifications, compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

# **DC Electrical Specifications – Power Supplies/Junction Temperature**

SPEC#	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS	Pd (TYP) 1.5W/Chip
STATIC; MA	XIMUM VCC_SV						
11420	vcc_sv	VCC_SV = +13.5, VCC = +8.5V, VEE = -3.5V, VDD = +3.5V, Vmid<1:0> =	20	34	50	mA	442mW
11120	vcc	00, V_REF = 3V, DUT_GND = 0, Q, PMU Comparator Off	15	25	35	mA	200mW
11220	VEE		55	73	95	mA	219mW
11320	VDD			200	275	mA	660mW
STATIC; MIN	NIMUM VCC_SV						
11430	VCC_SV	VCC_SV = +8.5V, VCC = +8.5V, VEE = -3.5V, VDD = +3.5V,	20	32	50	mA	256mW
11130	vcc	Vmid<1:0> = 00, V_REF = 3V, DUT_GND = 0, Q, PMU Comparator Off	15	25	35	mA	200mW
11230	VEE		55	73	95	mA	219mW
11330	VDD		125	200	275	mA	660mW

# **DC Electrical Specifications - CPU Port**

VCC\_SV = +13V, VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0> = 00, V\_REF = 3.00V, DUT\_GND = 0

SPEC #	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS			
SDIO, CK, STB, RESET									
17100	VIH		2.0			V			
17110	VIL				0.8	V			
17120	Input Leakage Current		-100	0	+100	nA			
17200	VOH (SDIO only)	Output Current = 8mA	2.4			V			
17210	VOL (SDIO Only)	Input Current = 8mA			0.4	V			

# **DC Electrical Specifications - Analog Pins**

SPEC#	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
10999	V_REF Input Current	Note 1	-100	0	+100	nA
10998	DUT_GND Input Current	Note 1; Tested at OV	-20	0	+20	nA
10997	EXT_FORCE, EXT_SENSE HIZ Leakage	Note 1; Tested at OV, Tested at VCC_SV and VEE	-20	0	+20	nA
10992	SENSE Input Leakage	Note 1; Tested at OV	-5	0	+5	nA
10991	SENSE Input Leakage	Note 1; Tested at VCC_SV and VEE	-15	0	+15	nA
	Capacitance on EXT_FORCE	Limits established by characterization and are not production tested. All other switches open		25		pF
	Capacitance on EXT_SENSE	Limits established by characterization and are not production tested. All other switches open		8		pF

#### NOTE:

1.  $VCC_SV = +13V$ , VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0> = 00,  $V_REF = 3V$ ,  $DUT_GND = 0$ .



# **DC Electrical Specifications - Thermal Monitor and Alarm**

VCC\_SV = +13V, VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0> = 00, V\_REF = 3.00V, DUT\_GND = 0

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
ОТ*	ı					
10995	Over-Temperature Threshold		120	135	150	°C
10994	OT* VOH (HiZ Leakage)	Tested at 0V and VDD	-100	0	+100	nA
10993	VOL	Input current = 5mA			0.4	V

# **DC Electrical Specifications - DAC Calibration**

All DC tests are performed after the DAC is first calibrated. The upper 5 bits of the DAC are calibrated in the sequence D11 to D15. The DAC Cal bits are adjusted to make the major carries as small as possible.

VCC\_SV = +12.75V, VCC = +7.75V, VEE = -2.75V, VDD = +3.25V, Vmid<1:0> = 00, V\_REF = 3.00V, DUT\_GND = 0

SPEC#	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
16510	D15 Step Error	(DAC @ 8000 - DAC @ 7FFF)/(8000 - 7FFF) - DAC LSB; VR1, Code 8000 - Code 7FFF - LSB; VR1	-5		+5	mV
16520	D14 Step Error	(DAC @ 7000 - DAC @ 3000)/(7000 - 3000) - DAC LSB; VR1, Code 4000 - Code 3FFF - LSB; VR1	-5		+5	mV
16530	D13 Step Error	(DAC @ 7000 - DAC @ 5000)/(7000 - 5000) - DAC LSB; VR1, Code 6000 - Code 5FFF - LSB; VR1	-5		+5	mV
16540	D12 Step Error	(DAC @ 7000 - DAC @ 6000)/(7000 - 6000) - DAC LSB; VR1, Code 7000 - Code 6FFF - LSB; VR1	-5		+5	mV
16550	D11 Step Error	(DAC @ 7800 - DAC @ 7000)/(7800 - 7000) - DAC LSB; VR1, Code 7800 - Code 77FF - LSB; VR1	-5		+5	mV




FIGURE 1.



## **DC Electrical Specifications - DAC**

There are three on-chip internal DACs used for: (1) DC Level, (2) DC Level Offset Correction, and (3) DC Level Gain Correction.

These on-chip DACs are not used off chip explicitly as standalone outputs. Rather, they are internal resources that are used by every functional block. The DACs are tested many times over by the DC tests for driver, comparator, and PMU. However, the DACs are specifically tested independently from all other functional blocks to verify basic functionality.

Unless otherwise specified, VCC\_SV = +12.75, VCC = +7.75V, VEE = -2.75V, VDD = +3.25V, Vmid<1:0> = 00, V\_REF = 3V, DUT\_GND = 0

SPEC#	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
LEVEL DA	C TEST		•			
16100	Span	Offset and Gain DACs both programmed to mid scale (Code 7FFF), Span = DAC(FFFF) - DAC(0000) (Note 2)	7.5	8.0	8.5	V
16110	Linearity Error	Offset and Gain DACs both programmed to mid scale (Code 7FFF) (Notes 2, 3)	-4	0	+4	mV
16120	Bit Test Error	Offset and Gain DACs both programmed to mid scale (Code 7FFF) (Note 2)	-4	0	+4	mV
	DAC VDD DC PSRR Error	VCC_SV = +13V, VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0> = 00, V_REF = 3V, DUT_GND = 0, Limits established by characterization and are not production tested. (Note 2)		1		mV/V
16190	Droop Test	Note 3			600	μV/ms
16400	DAC Noise Test	FV = 0V, VR2, Measured at DOUT_0, RMS Value			1	mV
OFFSET D	AC TEST				•	
16200	+ Adjustment Range	Level and Gain DACs both programmed to mid scale (Code 7FFF), Code 0000, FFFF relative to mid scale (8000) (Note 2)	+4.5	+5.2	+6.0	% of Span
16210	- Adjustment Range	Level and Gain DACs both programmed to mid scale (Code 7FFF), Code 0000, FFFF relative to mid scale (8000) (Note 2)	-4.5	-5.2	-6.0	% of Span
16220	Linearity Error	Level and Gain DACs both programmed to mid scale (Code 7FFF), (Notes 2, 3)	-4	0	+4	mV
16230	Bit Test Error	Level and Gain DACs both programmed to mid scale (Code 7FFF) (Note 2)	-4	0	+4	mV
GAIN DAC	TEST		1.		l	1
16300	+ Adjustment Range	(Notes 2, 5)	1.07	1.10	1.15	V/V
16310	- Adjustment Range	(Notes 2, 5)	0.850	0.886	0.922	V/V
16320	Linearity Error	(Notes 2, 3, 5)	-3	0	+3	mV/V
16330	Bit Test Error	(Notes 2, 5)	-3	0	+3	mV/V

### NOTES:

- 2. DAC tests performed using the PMU in FV mode and the MONITOR output, Channel 0, VR1.
- 3. Linearity Test 17 equal spaced codes relative to a straight line determined by 3/17 and 15/17 measurement points: 0000, 0FFF, 1FFF, 2FFF, 3FFF....CFFF, DFFF, EFFF, FFFF.
- 4. CPU CK turned off. 66 ms delay between measurements. All DC levels tested one at a time.
- 5. Level DAC programmed to FFFF and Offset DAC programmed to mid scale (Code 7FFF).



# **DC Electrical Specifications - Vmid DAC**

 $VCC_SV = +12.75$ , VCC = +7.75V, VEE = -2.75V, VDD = +3.25V, Vmid < 1:0 > = 00,  $V_REF = 3V$ ,  $DUT_GND = 0$ ; DAC tests performed in FV mode tested and at the MONITOR.

SPEC#	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
V <sub>MID</sub> SHIFT IN VRO (NOTE 6)							
16400	Code 01 vs. Code 00	CODE1, Note 6	+0.2	+0.25	+0.3	V	
16401	Code 10 vs. Code 00	CODE2, Note 6	-0.3	-0.25	-0.2	V	
16402	Code 11 vs. Code 00	CODE3, Note 6	-0.55	-0.5	-0.45	V	
V <sub>MID</sub> SHIF	T IN VR1 (NOTE 7)						
16410	Code 01 vs. Code 00	CODE1, Note 7	+0.4	+0.5	+0.6	V	
16411	Code 10 vs. Code 00	CODE2, Note 7	-0.6	-0.5	-0.4	V	
16412	Code 11 vs. Code 00	CODE3, Note 7	-1.1	-1.0	-0.9	V	
V <sub>MID</sub> SHIF	T IN VR2 (NOTE 8)						
16420	Code 01 vs. Code 00	CODE1, Note 8	+0.8	+1.0	+1.2	V	
16421	Code 10 vs. Code 00	CODE2, Note 8	-1.2	-1.0	-0.8	V	
16422	Code 11 vs. Code 00	CODE3, Note 8	-2.2	-2.0	-1.8	V	

#### NOTES:

- 6. VRO, Tested with DAC programmed to -0.5V and +3.5V with Vmid<1:0> = 00 as reference voltage.
- 7. VR1, Tested with DAC programmed to -1V and +7V with Vmid<1:0> = 00 as reference voltage.
- 8. VR2, Tested with DAC programmed to 0V and +10V with Vmid<1:0> = 00 as reference voltage.



# **DC Electrical Specifications - Driver**

Unless otherwise specified, VCC\_SV = +13V, VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0> = 00, V\_REF = 3V, DUT\_GND = 0

SPEC#	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
13300	HiZ Leakage	Tested @ DOUT = 0V	-5		+5	nA
13310	_	Tested @ DOUT = VCC_SV - 1V, VEE + 1V	-15		+15	nA
RANGE 0						
13100	DVH, DVL, VTT Post Cal Error	VCC_SV = +12.75, VCC = +7.75V, VEE = -2.75V, VDD = +3.25V, Vmid<1:0> = 00, V_REF = 3V, DUT_GND = 0, VR0, TP 0 (see Table 1)	-10		+10	mV
RANGE 1				•	-	
13120	DVH, DVL, VTT Post Cal Error	VCC_SV = +12.75, VCC = +7.75V, VEE = -2.75V, VDD = +3.25V, Vmid<1:0> = 00, V_REF = 3V, DUT_GND = 0, VR1, TP 1 (see Table 1)	-15		+15	mV
RANGE 2						
13140	DVH, DVL, VTT Post Cal Error	VCC_SV = +12.75, VCC = +7.75V, VEE = -2.75V, VDD = +3.25V, Vmid<1:0> = 00, V_REF = 3V, DUT_GND = 0, VR2, TP 2 (see Table 1)	-25		+25	mV
	Driver Temperature Coefficient			< ±200		μV/C
	Driver VCC DC PSRR Error	Limits established by characterization and are not production tested.		1		mV/V
	Driver VEE DC PSRR Error	VR1 (see Table 1)	$/\Lambda$	1		mV/V
DRIVER O	UTPUT IMPEDANCE					
13320	DVH, DVL, VTT Nominal Output Impedance	Rout adjust programmed to the nominal value; Note 15.		50		Ω
13322	DVH, DVL Minimum Rout Adjust Output Impedance	Rout adjust programmed to the minimum value; Note 15			45	Ω
13323	DVH, DVL Maximum Rout Adjust Output Impedance	Rout adjust programmed to the maximum value; Note 15	50			Ω
13324	VTT Minimum Rout Adjust Output Impedance	Rout adjust programmed to the minimum value; Note 15			45	Ω
13325	VTT Maximum Rout Adjust Output Impedance	Rout adjust programmed to the maximum value; Note 15	50			Ω
DRIVER O	UTPUT CURRENT			l.	1	
13321	DC Output Current	VCC_SV = +12.75, VCC = +7.75V, VEE = -2.75V, VDD = +3.25V, Vmid<1:0> = 00, V_REF = 3V, DUT_GND = 0	± 35			mA
	AC Output Current	Limits established by characterization and are not production tested.	± 70			mA
DIFFEREN	ITIAL INPUTS DATA & EN			ı	1	
13200	Input Leakage Current	(Note 9)	-100	0	+100	nA
12280	Differential Input Resistance	(Note 10 or 11)		105		

### NOTES:

- 9. DataO(1)-ZA = 0; DataO(1)-ZB = 0; EnO(1)-ZA = 0; EnO(1)-ZB = 0.
- 10. DataO(1)-ZA = 1; DataO(1)-ZB = 0; EnO(1)-ZA = 1; EnO(1)-ZB = 0.
- **11**. DataO(1)-ZA = 0; DataO(1)-ZB = 1; EnO(1)-ZA = 0; EnO(1)-ZB = 1.
- 12. DVH = 3.0V; 19.2mA sourced @ DOUT; VTT = 1.5V, 19.2mA sink @ DOUT, DVL = 0V, 19.2mA sink @ DOUT.

## TABLE 1. DRIVER TEST AND CAL POINTS

VOLTAGE RANGE	CAL POINTS	TEST POINTS (TP #)
VR0	0V, +3V	-0.5V, +1.5V, +3.5V
VR1	0V, +5V	-1V, +3V, +7V
VR2	0V, +5V	-2V, +3V, +7V



# **DC Electrical Specifications - Comparator Thresholds**

The window comparator thresholds are tested using a binary search algorithm at the digital outputs COMP\_A and COMP\_B.

Unless otherwise specified, VCC\_SV = +12.75, VCC = +7.75V, VEE = -2.75V, VDD = +3.25V, Vmid<1:0> = 00, V\_REF = 3V, DUT\_GND = 0

SPEC#	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
14500	Post Calibration Threshold Error, VRO	Voltage Range 0, (see Table 2) (Note 13)			+10	mV	
14510	Post Calibration Threshold Error, VR1	oltage Range 1, (see Table 2) (Note 14)			+15	mV	
14520	Post Calibration Threshold Error, VR2	Voltage Range 2, (see Table 2) (Note 15)	-25		+25	m۷	
	Threshold Temperature Coefficient	VCC_SV = +13V, VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0> = 00, V_REF = 3V, DUT_GND = 0; Limits established by characterization and are not production tested, Voltage Range 1 (see Table 2)		< ±200		μV/C	
	VCC_SV DC PSRR Error			1		mV/V	
	VEE DC PSRR Error			1.5		mV/V	
13360	Comparator Output Impedance	VCC_SV = +13V, VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0> = 00, V_REF = 3V, DUT_GND = 0, Sourcing 20mA, Sinking 20mA		50		Ω	
	DOUT Input Capacitance	Limits established by characterization only and are not production tested.		4		pF	
DIFFERE	DIFFERENTIAL COMPARATOR DIFFERENCE MODE						
14570	Post Calibration DC Error	Diff Mode (see Table 3), Voltage Range 2 (see Table 2)	-25	0	+25	m۷	
COMMON	COMMON MODE						
14580	Post Calibration DC Error	CM Mode (see Table 3), Voltage Range 2 (see Table 2)	-25	0	+25	mV	

### NOTES:

- 13. Comparator threshold test points, VRO, Test the comparator outputs using a binary search.
- 14. Comparator threshold test points, VR1, Test the internal references via Test & Cal Mux.
- 15. Comparator threshold test points, VR2, Test the comparator outputs using a binary search.

#### TABLE 2. SINGLE-ENDED COMPARATOR THRESHOLD CAL AND TEST POINTS

V RANGE	CAL POINTS	TEST POINTS
VR0	OV	-0.5V
	+3V	+1.5V
		+3.5V
VR1	OV	-1V
	+5V	+3V
		+6.5V
VR2	OV	-1V
	+6V	+5V
		+6.5V

### TABLE 3. DIFFERENTIAL COMPARATOR CAL AND TEST POINTS

MODE	CAL POINTS	TEST POINTS
Diff Mode	$VCM = 0.5V$ $Vdiff = \pm 1.0V$	VCM = 0V, 1V Vdiff = ±0V, 1V, 2V
Common Mode	VCM = +1V/+4V $Vdiff = OV$	VCM = 0V, 3V, 5V Vdiff = 0V



# **DC Electrical Specifications - Load**

 $Unless \ otherwise \ specified, \ VCC\_SV = +12.75, \ VCC = +7.75V, \ VEE = -2.75V, \ VDD = +3.25V, \ Vmid < 1:0 > = 00, \ V\_REF = 3V, \ DUT\_GND = 0$ 

SPEC#	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
14900	Source/Sink Post Cal Error	Post calibration, VTT = +3V, DOUT = +0V, +6V/VTT = +3V, DOUT = +6V. FS = 32mA.	-1		+1	% FS
V <sub>COM</sub>					1	
15100	Post Cal Error, VR0		-10		+10	mV
15200	Post Cal Error, VR1	Post calibration. ISINK & ISRC set to 3.2mA.	-15		+15	mV
15300	Post Cal Error, VR2		-25		+25	mV
	Source Temperature Coefficient	VCC_SV = +13V, VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0> = 00, V_REF = 3V,		2		μ <b>A</b> /°C
	Sink Temperature Coefficient	DUT_GND = 0, Characterized only. Not production tested.		8		μA/°C
	Vcom Temperature Coefficient	Post calibration, Characterized only. Not production tested.		< ±200		μV/°C
SOURCE	CURRENT ADJUST					
14960	Code 1		0.85 • Nominal	0.9 • Nominal	0.95 • Nominal	mA
14960	Code 2	Post calibration; VTT = +3V, DOUT = 0V;	1.05 • Nominal	1.1 • Nominal	1.15 • Nominal	mA
14960	Code 5	I-Source<15:0> = C000 (+24mA)	0.75 • Nominal	0.8 • Nominal	0.85 • Nominal	mA
14960	Code 6		1.15 • Nominal	1.2 • Nominal	1.25 • Nominal	mA
SINK CU	IRRENT ADJUST					
14965	Code 1		0.85 • Nominal	0.9 • Nominal	0.95 • Nominal	mA
14965	Code 2	Post calibration, VTT = +3V, DOUT = +6V;	1.05 • Nominal	1.1 • Nominal	1.15 • Nominal	mA
14965	Code 5	I-Sink<15:0> = C000 (-24mA)	0.75 • Nominal	0.8 • Nominal	0.85 • Nominal	mA
14965	Code 6		1.15 • Nominal	1.2 • Nominal	1.25 • Nominal	mA

# TABLE 4. V<sub>COM</sub> FOR LOAD

V RANGE	CAL POINTS	TEST POINTS
VR0	ov	-0.5V
	+3V	+1.5V
		+3.5V
VR1	OV	-1V
	+5V	+3V
		+6V
VR2	OV	-1V
	+5V	+3V
		+6V

# TABLE 5. LOAD SOURCE AND SINK

CAL POINTS	TEST POINTS
4.8mA	0mA
19.2mA	6mA
	12mA
	18mA
	24mA



# **DC Electrical Specifications - PPMU-FV**

The sequence of events performed for Force Voltage (FV) testing is:

- 1. Program FV
- 2. Force current at DOUT\_# using tester PMU
- 3. Measure the voltage at DOUT\_#.

#### FV tests:

- 1. VR0 tested in IR5 (no load)
- 2. VR1 tested in IR5 (no load)
- 3. VR2 tested in IR6 and IR7 (no load)
- 4. VR2 tested in IR0 IR7 (at maximum load).

 $Unless \ otherwise \ specified, \ VCC\_SV = +12.75, \ VCC = +7.75V, \ VEE = -2.75V, \ VDD = +3.25V, \ Vmid < 1:0 > = 00, \ V\_REF = 3V, \ DUT\_GND = 0$ 

SPEC#	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
14250	Output Force Error, VRO, IRO-IR7	FV VR0 Test Points (see Table 6)	-10		+10	mV
14252	Output Force Error, VR1, IRO-IR7	FV VR1 Test Points (see Table 6)	-15		+15	mV
14265	Output Force Error, VR2, IR0-IR7	FV VR2 Test Points (see Table 6)	-25		+25	mV
	FV Temperature Coefficient	VCC SV = +13V, VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0> = 00,		< ±200		μV/°C
	VCC_SV SC PSRR Error	V_REF = 3V, DUT_GND = 0, Limits established by characterization and		1		mV/V
	VEE SC PSRR Error	are not production tested. VR2 (see Table 6)	1 / 1	1		mV/V

#### TABLE 6. FV

RANGE	CAL POINTS	FV TEST POINTS
VR0	OV/OμA	-0.5V/0μA
IR5	+3V/0μA	+1.5V/0μA
		+3.5V/0μA
VR1	0V/0μΑ	-1V/0µA
IR5	+5V/0μA	+3V/0μA
		+7V/0μΑ
VR2	0V/0μΑ	-1V/0µA
IR6 & IR7 only	+10V/0μA	+6V/0μA
		+11V/0μA
VR2	ΟV/ΟμΑ	+2V/-Imax
IRO – IR7	+10V/0µA	+8V/+Imax



# **DC Electrical Specifications - Measure Current**

MI tested in VR2, IR0 – IR7. MI tested post 2-point software calibration.

Unless otherwise specified, VCC\_SV = +12.75, VCC = +7.75V, VEE = -2.75V, VDD = +3.25V, Vmid<1:0> = 00, V\_REF = 3V, DUT\_GND = 0

SPEC#	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
MI (POST	CALIBRATION)					
14100	Measure Current Error, IRO	MI Test Points (see Table 7), 4-point software CMRR calibration	-10		+10	nA
14110	Measure Current Error, IR1		-40		+40	nA
14120	Measure Current Error, IR2		-160		+160	nA
14130	Measure Current Error, IR3		-640		+640	nA
14140	Measure Current Error, IR4		-2.56		+2.56	μΑ
14150	Measure Current Error, IR5		-10		+10	μΑ
14160	Measure Current Error, IR6		-40		+40	μΑ
14170	Measure Current Error, IR7		-160		+160	μΑ
	MI Temperature Coefficient	VCC_SV = +13V, VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0> =		0.01		% Imax/°C
	MI VCC_SV DC PSRR Error	00, V_REF = 3V, DUT_GND = 0, Limits established by characterization and are not production tested. IRO – IR7 (see Table 7)		0.015		% Imax/V
	MI VEE DC PSRR			0.05		% Imax/V

TABLE 7. MI

RANGE	CAL POINTS	MI TEST POINTS
IRO – IR7	+5V/+0.8 • Imax	-1V/0µA
	+5V/-0.8 • Imax	+11V/0µA
	·	+2V/-Imax
		+8V/+Imax






FIGURE 2. MEASURE CURRENT



# **DC Electrical Specifications – Force Current**

The sequence of events performed for FI Testing is:

- 1. Program FI to the desired current
- 2. Force voltage with external PMU at DOUT\_#
- 3. Measure the current at DOUT\_#.

FI is tested in all eight current ranges.

SPEC#	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
POST CA	LIBRATION FI ERROR		•		•	
14101	Force Current Error, IRO		-10		+10	nA
14111	Force Current Error, IR1		-40		+40	nA
14121	Force Current Error, IR2		-160		+160	nA
14131	Force Current Error, IR3	VCC_SV = +12.75, VCC = +7.75V, VEE = -2.75V, VDD = +3.25V,	-640		+640	nA
14141	Force Current Error, IR4	Vmid<1:0> = 00, V_REF = 3V, DUT_GND = 0 FI Test Point, Post CMRR calibration for FI	-2.56		+2.56	μΑ
14151	Force Current Error, IR5	VCC SV = +13V, VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0> = 00.	-10		+10	μΑ
14161	Force Current Error, IR6		-40		+40	μΑ
14171	Force Current Error, IR7		-160		+160	μΑ
	FI Temperature Coefficient			0.01		% Imax/°C
	VCC_SV DC PSRR Error	V_REF = 3V, DUT_GND = 0, Limits established by characterization and are		0.05		% Imax/V
	VEE DC PSRR Error	not production tested. IRO – IR7 (see Table 7)		0.1		% Imax/V
COARSE	GAIN ADJUST		l .		l .	1
14965	Code 10, ±Imax	VCC_SV = +13V, VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0> = 00, V_REF = 3V, DUT_GND = 0, IR5 (see Table 8)		-8	-6.7	% • Imax
14159	Code 11, ±Imax			+8	9.6	%•Imax
14203	Uncalibrated CMRR Error	VCC_SV = +13V, VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0> = 00, V_REF = 3V, DUT_GND = 0 (Note 16)	-0.2		+0.2	% Imax/V

### NOTE:

16. FV Mode, VR2, lout = 0 (PMU Switch Open), IR7, FORCE = +2V, +8V, Tight Loop.

### TABLE 8.

FI TESTING	CAL POINTS	FI TEST POINTS
IRO – IR7	+5V/+0.8 • Imax	-1V/O
	+5V/-0.8 • Imax	+11V/0
		+2V/-Imax
		+8V/+Imax

FI Transfer Characteristic




FIGURE 3. FORCE CURRENT



# **DC Electrical Specifications - Measure Voltage (Monitor)**

The sequence of events for testing the MONITOR is:

- 1. Program FV to the desired voltage (In VR2, IR5, Iload = 0)
- 2. Measure the voltage at DOUT\_0.
- 3. Measure the voltage at MONITOR, relative to MON\_REF.
- 4. Calculate the difference to determine the error.
- 5. MONITOR is tested post 2 point software calibration.

Unless otherwise specified, VCC\_SV = +12.75, VCC = +7.75V, VEE = -2.75V, VDD = +3.25V, Vmid<1:0> = 00, V\_REF = 3V, DUT\_GND = 0

SPEC#	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
MONITOR	R, MON_REF					
14710	HiZ Leakage Current	VCC_SV = +13V, VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0> = 00, V_REF = 3V, DUT_GND = 0, Tested at MONITOR = 0V, VCC_SV, VEE	-20	0	+20	nA
14700	MONITOR Output Impedance	Tested at +5V, lout = 0µA, 2mA		0.6	1.0	kΩ
14701	MON_REF Output Impedance			14	17	kΩ
	MV Temperature Coefficient	VCC_SV = +13V, VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0> = 00,		< 25		μV/°C
	MV VCC_SV/VEE DC PSRR	V_REF = 3V, DUT_GND = 0, Characterized only. Not production tested		< 25		μV/V
14720	MV Error	Monitor Test Points (see Table 9)	-5		+5	mV
14741	DUT_GND, GND_REF Error	(Note 20)	-5		+5	mV

#### NOTE:

17. DUT\_Gnd = ±300 mV, FV Mode, V-FV = +3V, measured at Test & Cal relative to GND.

#### TABLE 9.

MV TESTING	MV CAL POINTS	MV TEST POINTS
IR5	0V/0μΑ	-1V/0μA
	+10V/0μA	+5V/0μA
		+11V/0μA

## **DC Electrical Specifications - PPMU Comparator Thresholds**

Unless otherwise specified, VCC\_SV = +12.75, VCC = +7.75V, VEE = -2.75V, VDD = +3.25V, Vmid<1:0> = 00, V\_REF = 3V, DUT\_GND = 0

SPEC#	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
14600	Threshold Error, VRO	VR0 (see Table 10) (Note 21)	-10		+10	mV
14620	Threshold Error, VR1	VR1 (see Table 10) (Note 22)	-15		+15	m۷
14640	Threshold Error, VR2	VR2 (see Table 10) (Note 23)	-25		+25	m۷
14660	Threshold Error, VIR	VIR (see Table 10) (Note 24)	-8		+8	m۷
	VCC_SV DC PSRR Error	VCC_SV = +13V, VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0>		1		mV/V
	VEE DC PSRR Error	= 00, V_REF = 3V, DUT_GND = 0, Characterized only. Not production tested		1.5		mV/V
	Threshold Temperature Coefficient	VCC_SV = +13V, VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0> = 00, V_REF = 3V, DUT_GND = 0, Characterized only. Not production tested, VR1 (see Table 10)		< ±200		μV/°C

### NOTES:

- 18. PMU comparator threshold test points, VRO, Test the comparator outputs using a binary search.
- 19. PMU comparator threshold test points, VR1, Test the internal references via Test & Cal Mux.
- 20. PMU comparator threshold test points, VR2, Test the comparator outputs using a binary search.
- 21. PMU comparator threshold test points, VIR, Test the internal references via Test & Cal Mux.



#### TABLE 10. PPMU COMPARATOR THRESHOLD

V RANGE	CAL POINTS	TEST POINTS
VR0	OV	-0.5V
	+3V	+1.5V
		+3.5V
VR1	ov	-1V
	+5V	+3V
		+7V
VR2	OV	-1V
	+10V	+6V
		+11V
VIR	-0.8V	-1V
	+0.8V	OV
		+1V

# **DC Electrical Specifications – Low Voltage Clamps**

SPEC#	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
14400	Low Voltage Clamp Error, VR0	Low voltage clamp test points, VR0 (see Table 11); Note 22	-100		+100	mV
14410	Low Voltage Clamp Error, VR1	Low voltage clamp test points, VR1 (see Table 11); Note 22	-100		+100	m۷
14420	Low Voltage Clamp Error, VR2	Low voltage clamp test points, VR2 (see Table 11); Note 22	-100		+100	m۷
	VCC_SV DC PSRR Error	Limits established by characterization and are not production tested. VR2 (see Table 11); Note 23		5		mV/V
	VEE DC PSRR Error	Limits established by characterization and are not production tested. VR2 (see Table 11); Note 23		20		mV/V
	Temperature Coefficient	Limits established by characterization and are not production tested. VR1 (see Table 11); Note 23		< ±200		μV/V

#### NOTES:

22. VCC\_SV = +12.75, VCC = +7.75V, VEE = -2.75V, VDD = +3.25V, Vmid<1:0> = 00, V\_REF = 3V, DUT\_GND = 0

23.  $VCC_SV = +13V$ , VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0> = 00,  $V_REF = 3V$ ,  $DUT_GND = 0$ 

### TABLE 11. LOW VOLTAGE CLAMPS

V RANGE	CAL POINTS	TEST POINTS
VR0	OV	-0.5V
	+2V	+1.5V
		+2.5V
VR1	OV	-1V
	+5V	+3V
		+6V
VR2	OV	-1V
	+8V	+5V
		+10V



# **DC Electrical Specifications - High Voltage Clamps**

Spec #	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
14440	High Voltage Clamp Error	High voltage clamp test points, VRO (see Table 12); Note 24	-100		+100	mV
14450	High Voltage Clamp Error	High voltage clamp test points, VR1 (see Table 12); Note 24			+100	mV
14460	High Voltage Clamp Error	High voltage clamp test points, VR2 (see Table 12); Note 24	-100		+100	mV
	VCC_SV DC PSRR Error	Limits established by characterization and are not production tested. VR2 (see Table 12); Note 25		2		mV/V
	VEE DC PSRR Error	Limits established by characterization and are not production tested. VR2 (see Table 12); Note 25		4		mV/V
	Temperature Coefficient	Limits established by characterization and are not production tested. VR1 (see Table 12); Note 25		< ±200		μV/V

#### NOTES

24. VCC\_SV = +12.75, VCC = +7.75V, VEE = -2.75V, VDD = +3.25V, Vmid<1:0> = 00, V\_REF = 3V, DUT\_GND = 0

25.  $VCC_SV = +13V$ , VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid < 1:0 > = 00,  $V_REF = 3V$ ,  $DUT_GND = 0$ 

TAB	LE :	12.	HK	GH	VOL	<b>TAGE</b>	CLA	MPS

V RANGE	CAL POINTS	TEST POINTS
VR0	+1V	+1V
	+3V	+1.5V
		+3.5V
VR1	+1V	+1V
	+5V	+3V
		+7V
VR2	+1V	+1V
	+10V	+5V
		+11V

# **DC Electrical Specifications - Resistor Values/Switch Impedances**

VCC\_SV = +13V, VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0> = 00, V\_REF = 3V, DUT\_GND = 0

SPEC#	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
SENSE RI	SENSE RESISTORS					
19000	IR0			500		kΩ
19010	IR1			125		kΩ
19020	IR2			31.25		kΩ
19030	IR3			7.81		kΩ
19040	IR4			1.95		kΩ
19050	IR5			500		Ω
19060	IR6			125		Ω
19070	IR7			31.25		Ω
ON-CHIP	ON-CHIP FET SWITCHES					
19100	RT PMU (SV) Switch		20	45	70	Ω
19110	External Force Switch		20	45	70	Ω
19120	External Sense Switch		5	8	11	kΩ
19130	Load Enable Switch		20	45	70	Ω



# **AC Electrical Specifications**

NOTE: For all of the following AC Electrical specifications, compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

# **AC Electrical Specifications - CPU Port**

VCC\_SV = +12.75, VCC = +7.75V, VEE = -2.75V, VDD = +3.25V, Vmid<1:0> = 00, V\_REF = 3V, DUT\_GND = 0

SPEC#	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
SET UP T	IME					
27100	SDIO to rising CK		7			ns
27110	STB to rising CK		7			ns
HOLD TI	ME					
27120	Rising CK to SDIO		7			ns
27130	Rising CK to STB		7			ns
27140	CK Minimum Pulse Width High		18			ns
27150	CK Minimum Pulse Width Low		18			ns
27160	CK Period		40		100	ns
PROPAG	PROPAGATION DELAY					
	Rising CK to SDIO Out	Characterized only. Not production tested.			7	ns
27170	Reset Minimum Pulse Width		100			ns




FIGURE 4.



# **AC Electrical Specifications – Driver**

SPEC#	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
RISE/FAL	L TIMES					
22200	2V	Note 26		0.5	1.0	ns
	Minimum Pulse Width	Note 26		1.25		ns
PROPAGA	TION DELAY				•	
	DATA to DOUT			4.5		ns
	EN to DOUT	(Note 27		4		ns
	Output Capacitance @ DOUT	VCC_SV = +13V, VCC = +8V, VEE = -3V, VDD = +3.3V, Vmid<1:0> = 00, V_REF = 3V, DUT_GND = 0		3.5		pF
$\Delta$ TPD vs.I	PULSE WIDTH			•		
	1.5ns Pulse Width			<100		ps
	1.25ns Pulse Width			<300		ps

#### NOTES:

26. DVH = 2V, DVL = 0V,  $\leq$  12" 50 $\Omega$  Coax, 5pF at the end of the line. 10% to 90%.

27. EN to DOUT. Tested at 2.25V and 0.75V. Dr-Mode = 1.

# **AC Electrical Specifications – Comparator**

SPEC#	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
	Minimum Pulse Width	Bypass Mode		1.0		ns
	Comparator Equivalent Bandwidth	VTT Active; VTT = 0V (Note 28)		1		GHz
	Comparator Equivalent Bandwidth	VTT HiZ (Note 28)		1		GHz
	Propagation Delay (DOUT to COMP_A, _B)			4		ns
	Output Rise Time (COMP_A, _B)			400		ps
∆TPD vs.	TPD vs. PULSE WIDTH					
	1.4ns pulse width	3V input. 100ns period. 1% to 99%; VR2		<100		ps
	1.25ns pulse width	3V input. 100ns period. 1% to 99%; VR2		<300		ps

#### NOTE:

28. 10% to 90% BW = 0.35/((Tr-input)\*\*2 - (Tr-measured)\*\*2)\*\* 0.5; 3V input; Tr/Tf (input) = 1.2ns.



# **AC Electrical Specifications - PMU**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Voltage Force Settling Time (Note 29)	IR0		4		ms
	IR1		1		ms
	IR2		400		μs
	IR3		100		μs
	IR4		25		μs
	IR5		20		μs
	IR6		20		μs
	IR7		20		μs
Current Force Settling Time (Note 30)	IR0		350		μs
	IR1		170		μs
	IR2		130		μs
	IR3		130		μs
CONF	IR4	\	130		μs
	IR5		130		μs
	IR6		130		μs
	IR7		130		μs
MI Settling Time (through MONITOR) (Note 30)	IR0		250		μs
	IR1		130		μs
	IR2		130		μs
	IR3		130		μs
	IR4		130		μs
	IR5		130		μs
	IR6		130		μs
	IR7		130		μs
MV Settling Time (through MONITOR) (Note 31)			5		μs

## NOTES:

- 29. 1nF load. 0V to 5V input signal. PMU Sense = DOUT.
- 30. -Imax to +Imax into an external resistive load equal to Rsense for each current range.
- 31. 0V to 5V input at DOUT, Tr = 2ns.



# **Chip Overview**

The ISL55163 is a highly integrated System-on-a-Chip pin electronics solution aimed at incorporating every analog function, along with some digital support circuitry, required on a per channel basis for Automatic Test Equipment (see Figure 6). The interface, control and I/O of the chip are all digital; all analog circuitry is inside the chip. Two complete tester channels are integrated into each chip.

ISL55163 is pin and functionally compatible with Venus, Venus Plus and Venus 4.

### **CPU Control**

All chip setup, configuration control, and writing to and reading back of the internal registers and memory is controlled through the 3-bit serial data CPU port. The CPU port is typically used to set up the operating mode of the chip prior to executing a test, or to change modes during a test.

An internal register chart (see tables in "Memory Space" section starting on page 59) documents all programmable control signals and their addresses, and shows how to program each internal signal.

## **High Speed Control**

All real-time control and observation is accomplished via the real-time input and output signals:

- DATA\_0, DATA\_1 (Differential Inputs)
- EN\_0, EN\_1 (Differential Inputs)
- SV 0, SV 1 (Single-ended Inputs)
- COMP\_A\_0, COMP\_B\_0 (Differential Outputs)
- COMP\_A\_1, COMP\_B\_1 (Differential Outputs)

### **Analog Reference**

All on-chip analog functions are related to one of several off-chip precision reference inputs:

- R EXT
- V REF

These external references are used to provide accurate and stable analog circuit performance that does not vary over time, temperature, supply voltage, or process changes.

## **External Signal Nomenclature**

All input and output pins, when referred to in the datasheet or in any circuit diagram, use the following naming conventions:

- All capital letters (i.e., DATA, CK, SDIO)
- Underscores for clarity (i.e., EXT\_SENSE, EN\_0)
- Shown next to an I/O circle in any schematic

## **CPU Programmed Control Line Nomenclature**

Any internal signal, DAC level, or control signal that is programmed via the CPU port uses a different nomenclature:

- The first letter in a word is always a capital letter.
- · Subsequent letters within the same word are lower case.
- · Dashes (but never an underscore) for clarity.
- NOT shown with an I/O circle in any schematic.

Control lines, internal registers, and other internal signals, which are programmable by the CPU port, are listed in the tables in the "Memory Space" section starting on page 59.




FIGURE 5.





FIGURE 6.




# **Driver/VTT/Load Block Diagram**






# **Comparator Block Diagram**






# **PMU Block Diagram**





# **Measurement Unit Block Diagram**





## **Driver**

## **Real-time Digital Inputs**

Each channel has real-time digital inputs, DATA and EN, which control the real-time operation of the driver, and SV, which controls the real-time PMU connection.

#### **UNIVERSAL INPUTS**

DATA\_0/DATA\*\_0, DATA\_1/DATA\*\_1, EN\_0/EN\*\_0, and EN\_1/EN\*\_1 are differential inputs that directly accept most standard technologies which operate between VDD (+3.3V) and ground without requiring any external translation.

#### **ON-CHIP TERMINATIONS**

Each channel's DATA and EN inputs have independent on-chip termination options which support three different termination schemes:

- 1. No termination (open circuit)
- 2.  $100\Omega$  across the differential input
- 3.  $50\Omega$  single-ended termination

All of these termination schemes may be realized without requiring any external resistors. Access and control of these termination resistors is accomplished via the CPU port, through which the individual enable bits can be set or cleared.

**TABLE 13. ON-CHIP TERMINATIONS** 

EZ#<1:0> DZ#<1:0>	INPUT TERMINATION
0 0	No Termination
01	<b>100</b> Ω
10	100Ω
11	50Ω

#### $50\Omega$ SINGLE-ENDED TERMINATION

Selecting both 100 $\Omega$  terminators creates a single-ended  $50\Omega$  termination. The inverting input then becomes the termination voltage for the input signal, and the appropriate termination voltage level must be applied to this pin. Vterm must be able to handle any current flow required for proper termination.




FIGURE 7.

#### 100 $\Omega$ DIFFERENTIAL TERMINATION

By selecting either, but not both, 100 $\Omega$  terminators, a 100 $\Omega$  resistance is connected between the differential inputs, thus

cleanly terminating differential inputs connected by  $50\Omega$  transmission lines on the PCB.




FIGURE 8.

#### **SUPER VOLTAGE**

SV# is a single-ended, real-time digital input that can be used to connect and disconnect the PMU.



### **INTERNAL POWER SETTING**

There is a CPU register bit that can slightly lower the chip power consumption by ~50mW. When set, the Int-Pow bit powers down some of the internal states of the part and slightly reduces VDD current. Although the part will work with the bit set in either state, the recommended condition is to have the Int-Pow bit set high.

TABLE 14.

Int-Pow	Mode
0	Default Mode
1	Low Power Mode (recommended)

## **Digital Signal Processing Options**

### **DATA AND ENABLE CROSS POINT SWITCH**

The DATA and EN inputs for each channel may be routed independently to either channel. This up-front, 2X2 cross point switch is extremely useful in creating a 1:2 fanout tree for these two high-speed digital inputs without requiring any external circuitry. This switch is also used when combining both channels into a differential driver.



There are no restrictions between the selected DATA or EN signals on Channel 0 and Channel 1 in that either channel's signals may drive either, or both, channel's signal paths. The various mux select control lines are internal registers controlled via the CPU port and are documented in the tables in the "Memory Space" section starting on page 59.

**TABLE 15. DATA CROSS POINT SWITCH** 

SEL-D#	DATA# SOURCE
0	DATA_#
1	DATA(1-#)

**TABLE 16. ENABLE CROSS POINT SWITCH** 

SEL-EN#	ENABLE# SOURCE
0	EN_#
1	EN_(1-#)

### **BYPASS MODE**

The DATA and EN cross-point switches may be bypassed completely. This mode results in the shortest Tpd and highest bandwidth across the chip. Although the part will work with the bit set in either state, the recommended condition is to have the DATA and EN bypass bits set high. When set high, these bits will slightly lower the power by ~45mW per channel.

**TABLE 17. BYPASS MODE** 

SEL-D#-BP SEL-EN#-BP	RT-D# RT-EN#
0	Cross-point Switch in Signal Path
1	Cross-point Switch Bypassed

## **DATA INVERSION**

The CPU port can invert the polarity of the data signal. This inversion is useful when creating the inverting signal of a differential driver.

**TABLE 18. DATA INVERSION** 

CPU-XOR#	RT-D#
0	True Data Signal
1	Inverted Data Signal

#### **CPU CONTROL**

The CPU port can take control over the driver data and enable signals and override any real-time inputs.

TABLE 19. CPU DATA CONTROL

SEL-RT-D#	DATA#
0	CPU-D#
1	RT-D#(*)

#### **TABLE 20. CPU ENABLE CONTROL**

SEL-RT-EN#	EN#
0	CPU-En#
1	RT-En#




FIGURE 10.

# **Driver Output Control**

The driver has  $50\Omega$  output impedance and supports four output states:

- 1. High level (DVH)
- 2. Low level (DVL)
- 3. Termination voltage VTT
- 4. High impedance

**TABLE 21. DRIVER OUTPUT CONTROL** 

Dr-Mode#<1:0>	En#	Data#	Driver#	DOUT_#
хх	1	0	Active	DVL-#
хх	1	1	Active	DVH-#
0 0	0	Х	HiZ	HiZ
0 1	0	Х	Active	VTT
1 0	0	Х	HiZ	Not Applicable*
1 1	0	Х	HiZ	Active Load

<sup>\*</sup>This state is used when initializing the active load circuit.



#### **DATA AND ENABLE SOURCES**

There are multiple sources for the driver data and enable inputs:

- · Real time data and enable input pins
- · Differential data and enable signals
- · CPU port.

**TABLE 22. DATA AND ENABLE SOURCES** 

Sel-D# Sel-En#	D#-Diag En#-Diag	Sel-D#-BP Sel-En#-BP	Sel-RT-D# Sel-RT-En#	Data Source Enable Source
х	Х	Х	0	CPU-D# CPU-En#
0	0	0	1	D# En#
0	Х	1	1	D# En#
1	X	1	1	D(1-#) En(1-#)

### **DIFFERENTIAL DRIVER**

Both channels may be combined into one differential channel with the following steps:

- 1. Select the same D# and En # for both channels
- 2. Invert one channel's data signal by setting CPU-XOR# high.

Either channel's data and enable input may be selected to control the differential driver, and either channel may be defined as the true or inverting output.

### **High Impedance**

There are two different high impedance modes:

- 1. Fast HiZ
- 2. Slow HiZ

### **FAST HIZ**

Fast HiZ is used during high-speed functional test patterns when the driver is forcing DVH and DVL. In Fast HiZ, the driver maintains low leakage between VEE and VCC. For DOUT voltages more positive than VCC, the high-speed driver starts to turn on. Driver transition times going into and out of high impedance are quicker and more accurate when the driver is in Fast HiZ mode than when in Slow HiZ mode.

It is acceptable and legal for the DUT to exceed VCC in Fast HiZ mode, but the DUT will see a  $50\Omega$  load to VCC + 1.25V, once that voltage is exceeded. No damage will be done to the driver




FIGURE 11.




FIGURE 12.

### **SLOW HIZ**

Slow HiZ is used primarily during wide voltage PPMU operation, and is the default mode upon power-up or reset. In Slow HiZ, the driver maintains a very low leakage when tracking any voltage between VEE and VCC\_SV, and therefore the DOUT pin has a wider input compliance voltage range.

Slow HiZ is automatically selected any time the PPMU or external FET switches are enabled, unless overridden by the HiZ-Override function. In addition, this wider voltage mode may be forced by the CPU port setting, Fast-HiZ-En = 0. It may be desirable to force Slow HiZ when the Comparator is testing a large positive voltage in excess of VCC. In Slow HiZ, the driver functions the same as in Fast HiZ, but the driver transition times into and out of HiZ, as well as driver minimum pulse widths, will be slightly slower.

TABLE 23.

Fast-HIZ-En#	En-Ext-Sense#	#AS	HIZ-Override#	Channel # HIZ Mode
0	Х	Х	Х	Slow HiZ
Х	1	Х	х	Slow HiZ
Х	х	1	0	Slow HiZ
1	0	0	х	Fast HiZ
1	0	Х	1	Fast HiZ



#### **DRIVER LEVEL RESTRICTIONS IN HIZ AND PMU MODE**

The ISL55163 driver levels (DVH, DVL, VTT) should be programmed to the midpoint between VCC\_SV and VEE when in HiZ or PMU Mode.

### **Output Impedance**

The driver is designed to maintain constant output impedance regardless of any changes due to:

- · Ambient temperature
- · Part-to-part variation

by tracking a precision and temperature compensated off-chip resistor (R\_EXT) with a ratio of 204:1. Nominal conditions are:



Rout may be adjusted over a limited range by varying R\_EXT.

#### **OUTPUT IMPEDANCE ADJUSTMENTS**

The driver tracks R\_EXT equally for DVH, DVL, and VTT levels. However, it is possible to make fine adjustments to Rout for each drive level separately. This independent adjustment is useful for calibrating waveforms in precision applications. It can may be used to accommodate any transmission line impedance errors on a load board, as well as to adjust a characteristic in a waveform's DVH, DVL, or VTT performance, without affecting its characteristics when driving the other two levels.




FIGURE 13.

Fine control is programmed through the CPU port and is normally set up before the execution of any real-time patterns. The default condition (Reset, Power up) is Radj =  $0\Omega$ .




FIGURE 14.

#### **FINE ADJUSTMENT RANGE**

Each level has a fine adjustment range of  $\pm 10\%$ , or  $\pm 5$  for R\_EXT =  $10\text{k}\Omega$ . The total output impedance of the driver is the nominal output impedance plus the fine adjustment.

- Rnom =  $R_EXT/204$
- Radj Resolution = R\_EXT/16,000
- Rout Max = Rnom + 7 \* Radj Resolution
- Rout Min = Rnom 8 \* Radj Resolution

**TABLE 24.** 

RO-DVH#<3:0> RO-DVL#<3:0> RO-VTT#<3:0>	DVH# ADJUST DVL# ADJUST VTT# ADJUST	DVH# ADJUST (%) DVL# ADJUST (%) VTT# ADJUST (%)
0111	+4.375Ω	+ 8.92
0110	+3.75Ω	+ 7.65
0101	<b>+3.125</b> Ω	+ 6.38
0100	<b>+2.5</b> Ω	+ 5.1
0011	<b>+1.875</b> Ω	+ 3.83
0010	<b>+1.25</b> Ω	+ 2.55
0001	<b>+0.625</b> Ω	+ 1.28
0000	0Ω	0
1111	<b>-0.625</b> Ω	-1.28
1110	<b>-1.25</b> Ω	-2.55
1101	<b>-1.875</b> Ω	-3.83
1100	<b>-2.5</b> Ω	-5.1
1011	<b>-3.125</b> Ω	-6.38
1010	-3.75Ω	-7.65
1001	-4.375Ω	-8.92
1000	<b>-5.0</b> Ω	-10.2

NOTE: The numbers in the table are based upon R EXT =  $10.0k\Omega$ .



# **Active Load**

Each channel has an active diode bridge load that may:

- · Source up to 24mA
- · Sink up to 24mA
- · Be placed in a high impedance state

#### **TABLE 25.**

EN#	DR-MODE<0>	LOAD-EN#	CHANNEL # ACTIVE LOAD
1	Х	0	HiZ
0	0	0	HiZ
0	1	1	Connected

#### **Source and Sink Currents**

The source and sink current levels are supplied by on-chip programmable current sources and may be programmed to different values.

**TABLE 26.** 

I-Source-#<15:0>	Source Current	I-Sink#<15:0>	Sink Current
0000 Hex	0mA	0000 Hex	0mA
C000 Hex	24mA	C000 Hex	24mA
FFFF Hex	32mA	FFFF Hex	32mA

Resolution = 0.4883µA


The CPU port can independently adjust the source and sink currents slightly upward or downward.

**TABLE 27.** 

SOURCE-ADJ#<2:0>	SINK-ADJ#<2:0>	I <sub>MAX</sub>
000	000	Nominal
001	001	0.9 • Nominal
010	010	1.1 • Nominal
011	011	Not Allowed
100	100	Nominal
101	101	0.8 • Nominal
110	110	1.2 • Nominal
111	111	Not Allowed

# **Commutating Voltage**

The on-chip DC level VTT-# is used to set the commutating voltage of the active load.



### **Load Enable Sources**

An active load is present and may be activated by:

- · CPU port
- EN\_# input

The active load and the VTT termination function are mutually exclusive in that the CPU sets up which resource is active when the driver goes into HiZ.

The active load is controlled by the signal:

If VTT mode is selected, I-Source-# and I-Sink-# are automatically programmed to 0mA.

#### **Current Source Enable**

The CPU port can override the programmed values of the source and sink currents (without changing the RAM value) and set them to 0. The default state upon power up and reset is 0.

**TABLE 28.** 

DR-MODE#<1>	SOURCE CURRENT	SINK CURRENT
0	0	0
1	I-Source-#<15:0>	I-Sink-#<15:0>

For proper operation of the active load circuit when programming loads less than 3.2ma, the following is required:

- 1. Set the lsink/Isource current to the value of 3.2mA.
- 2. Set the lsink/Isource current to the intended lower value.

This procedure will ensure that the active load circuit is initialized and active for currents less than 3.2mA. During this process, the Ld-Ed# switch can either be in the opened or closed position. This is not necessary if the split load circuit has already been initialized with the above procedure and is programmed below 3.2mA.



# **Resistive Load/Super Voltage**

The PMU may be connected and disconnected in real time under pattern control. This capability is useful in order to provide a resistive load or a fourth driver level.

**TABLE 29.** 

SV#	PPMU# TO DOUT_#
0	Disconnected
1	Connected

### **Resistive Load Enable Sources**

The resistive load may be activated by:

- · CPU port
- EN\_# input
- SV\_# input.

TABLE 30.

SEL-SV#-EN	SEL-RT-SV#	SV#
х	0	CPU-SV#
0	1	SV_#
1	1	EN*_#

When the real-time enable signal is chosen for the SV# control line, the inverted enable signal is selected so the PMU becomes connected when the driver enters HiZ and becomes disconnected when the driver becomes active.

### **SV HOLD FUNCTION**


The SV signal may be held at a constant level regardless of any real-time changes present at the SV\_# pin.

TABLE 31.

HOLD-SV#	SV# SOURCE
0	Real Time SV_#
1	Latched State

#### **HIGH IMPEDANCE**

When disabled, the PMU maintains an extremely low leakage current when DOUT\_# remains between the two analog supply levels VCC\_SV and VEE.



Sel-En#
Sel-En#-BP
PMU
PMU
PMU
PMU
PMU
PMU
Sel-RT-SV#
Hold-SV#
RT-En\*#

FIGURE 18.

Sel-SV#-Fn

CPU-SV# -





FIGURE 16.



## **Comparator**

#### **Detailed Block Diagram**





#### **Comparator Overview**

Each channel supports two comparator output signals, COMP\_A\_# and COMP\_B\_#, that may be driven by a variety of signal sources:

- · Functional comparators
- · PMU comparators
- · CPU port
- · Differential common-mode comparators
- · Differential differential-mode comparators

#### **THRESHOLD GENERATION**

The DC threshold reference levels per channel:



are independent on-chip DC levels programmed through the CPU port.

#### **INTERNAL STATE READBACK**

The internal nodes RT-CA#, RT-CB#, PMU-CA#, and PMU-CB# may be read back via the CPU port.

#### **REAL-TIME COMPARATOR**

The functional comparator is a high-speed window comparator with extremely low input leakage current when DOUT is between the power supply rails VEE and VCC\_SV. It is normally selected for real-time functional testing of the Device Under Test.




FIGURE 19.

#### **Comparator Source Selection**

The CPU port defines the differential comparator operating mode.

**TABLE 32. COMPARATOR SOURCE SELECTION** 

Sel-C#-BP	Sel-Diff-A(B)	Sel-CPU-C#	Sel-MU-A(B)#	CA(B)# Source	Mode
0	Х	0	1	PMU-CA(B)#	PMU
0	Х	1	1	CPU-CA(B)#	CPU
0	0	Х	0	SE-CA(B)#	Functional
0	1	Х	0	Diff-CompA(B)#	Differential
1	0	Х	Х	SE-CA(B)#	Functional
1	1	Х	Х	Diff-CompA(B)#	Differential

#### REAL-TIME COMPARATOR POWER-DOWN

The CPU port can power-down the comparators to save power in applications where the window comparators are not used. When powered down, the quiescent power is reduced by ~270mW/channel.

**TABLE 33. REAL-TIME COMPARATOR POWER-DOWN** 

COMP-OFF#	REAL-TIME WINDOW COMPARATOR
0	Active
1	Powered Down

When the real-time comparators are powered down, either the PMU comparator or the CPU port must be selected as the comparator signal path source in order for the comparator outputs to be in a defined state.

#### **PMU COMPARATOR**

The parametric measurement comparator is a window comparator with its input (V-MU) generated by the PPMU and is normally selected for parametric testing of the Device Under Test.




FIGURE 20.

This source selection is performed separately for comparators A and B of the same channel to allow both functional and parametric information to be simultaneously present at the real-time comparator outputs.


The CPU port can power-down the PMU comparators, reducing the quiescent power consumption by ~20mW/channel.

**TABLE 34. PMU COMPARATOR** 

PMU-COMP-OFF	PMU COMPARATORS
0	Active
1	Powered Off

#### **CPU COMPARATOR CONTROL**

The CPU port can set the Comparator A and B status and override any real-time status from the measurement unit. This CPU control allows the comparator outputs to be placed in a known state, typically for diagnostic and debugging purposes within a tester.





#### **Differential Comparator**

The two channels may be combined into one differential comparator that tracks:

- Common mode voltage between DOUT\_0 and DOUT\_1.
- Differential voltage between DOUT\_0 and DOUT\_1.

**TABLE 35. DIFFERENTIAL COMPARATOR** 

DIFF-A(B)<1:0>	COMPARATOR MODE
00	Single-Ended
01	Differential – Difference Mode 01
10	Differential – Difference Mode 10
11	Differential – Common Mode

#### **COMMON MODE OPERATION**

In common mode operation, the differential comparator tracks the sum of the two inputs.

- Diff-A<1:0> = 1,1
- Diff-B<1:0> = 1,1

**TABLE 36.** 

INPUT CONDITION	DIFF-COMP-A
D0 + D1 < CVA-0 + CVA-1	0
D0 + D1 > CVA-0 + CVA-1	1

#### **TABLE 37.**

INPUT CONDITION	DIFF-COMP-B
D0 + D1 < CVB-0 + CVB-1	0
D0 + D1 > CVB-0 + CVB-1	1

#### **Threshold Programming Rules**

The effective thresholds for the differential comparators are established by the individual per channel references and follow Equations 1 and 2:

$$CVA - 0 = CVA - 1$$
 (EQ. 1) Effective Threshold =  $2 \cdot CVA - \#$   $CVB - 0 = CVB - 1$ 

#### **Channel Restrictions**

Only one channel of Diff-Comp-A and Diff-Comp-B may be calibrated. The other channel is not recommended for use.




FIGURE 22. DIFFRENTIAL COMPARATOR - COMMON MODE



#### **DIFFERENCE MODE 01 OPERATION**

In difference mode operation, the differential comparator tracks the difference between the two inputs.

- Diff-A<1:0> = 0.1
- Diff-B<1:0> = 0,1

**TABLE 38.** 

INPUT CONDITION	DIFF-COMP-AO
DO - D1 < CVA-0 - CVA-1	0
D0 - D1 > CVA-0 - CVA-1	1

TABLE 39.

INPUT CONDITION	DIFF-COMP-A1
D1 - D0 < CVA-1 - CVA-0	0
D1 - D0 > CVA-1 - CVA-0	1

TABLE 40.

INPUT CONDITION	DIFF-COMP-BO
D0 - D1 < CVB-0 - CVB-1	0
D0 - D1 > CVB-0 - CVB-1	1

#### **TABLE 41.**

INPUT CONDITION	DIFF-COMP-B1
D1 - D0 < CVB-1 - CVB-0	0
D1 - D0 > CVB-1 - CVB-0	1

#### **Threshold Programming Rules**

The effective thresholds for the differential comparators are established by the individual per channel references and follow Equations 3 and 4:

$$\label{eq:cva} \text{CVA}(B) - 0 = \text{VCM} - (\text{V}_{\text{DIFF}}/2) \tag{EQ. 3}$$

$$CVA(B) - 1 = VCM + (V_{DIFF}/2)$$
 (EQ. 4)

- VCM = Expected common mode crossing point of the input.
- Vdiff = Desired effective differential threshold level.

#### **Channel Restrictions**

Only one channel of Diff-Comp-A and Diff-Comp-B may be calibrated. The other channel is not recommended for use.




FIGURE 23. DIFFERENTIAL COMPARATOR - DIFFERENCE MODE



#### **DIFFERENCE MODE 10 OPERATION**

In difference mode operation, the differential comparator tracks the difference between the two inputs.

- Diff-A<1:0> = 1,0
- Diff-B<1:0> = 1,0

#### TABLE 42.

INPUT CONDITION	DIFF-COMP-AO
D1 - D0 < CVA-1 - CVA-0	0
D1 - D0 > CVA-1 - CVA-0	1

#### TABLE 43.

INPUT CONDITION	DIFF-COMP-A1
D0 - D1 < CVA-0 - CVA-1	0
D0 - D1 > CVA-0 - CVA-1	1

#### TABLE 44.

INPUT CONDITION	DIFF-COMP-BO
D1 - D0 < CVB-1 - CVB-0	0
D1 - D0 > CVB-1 - CVB-0	1

TABLE 45.

INPUT CONDITION	DIFF-COMP-B1
D0 - D1 < CVB-0 - CVB-1	0
D0 - D1 > CVB-0 - CVB-1	1

#### **Threshold Programming Rules**

The effective thresholds for the differential comparators are established by the individual per channel references and follow Equations 5 and 6:

$$CVA(B) - 0 = VCM + (V_{DIFF}/2)$$
 (EQ. 5)

$$CVA(B) - 1 = VCM - (V_{DIFF}/2)$$
 (EQ. 6)

- VCM = Expected common mode crossing point of the input.
- Vdiff = Desired effective differential threshold level.

#### **Channel Restrictions**

Only one channel of Diff-Comp-A and Diff-Comp-B may be calibrated. The other channel is not recommended for use.

#### **BYPASS MODE**

The Sel-MU-A# and Sel-MU-B# mux elements may be bypassed, resulting in the shortest Tpd and the highest bandwidth configuration. Although when using the the real-time comparators the part will work with the bit in either state, the recommended condition is to have Sel-C#-BP set high. When set high, this bit will slightly lower the power by about 80mW. When using the PMU comparators, this bit must be set low. When set high, this bit will slightly lower the power by ~30mW per channel.

TABLE 46.

Sel-C#-BP	COMPARATOR PATH
0	Sel-MU Mux Elements in Signal Path
1	Sel-MU Mux Elements Bypassed

#### **OUTPUT STAGE**

Each channel supports two comparator outputs with the following characteristics:

- Differential outputs
- $50\Omega$  series terminated outputs
- · Programmable high and low levels
- · Separate high and low levels per channel.




FIGURE 24.

#### **COMPARATOR OUTPUT SUPPLY LEVELS**

VOH\_# and VOL\_# are power supply inputs that set the high and low level of each channel. There are no restrictions between the two channels. VOH\_# and VOL\_# provide the current required to drive the off-chip transmission line and any DC current associated with any termination used. Therefore, these voltage inputs should be driven by a low impedance and low inductance source with ample current drive.



#### **SOURCE TERMINATION**

No external components are required, and full amplitude at the destination is achieved with source termination.




FIGURE 25.

#### **SOURCE AND DESTINATION (DOUBLE) TERMINATION**

One external component is required and one half the signal amplitude is realized at the destination with double termination.




FIGURE 26.



## **PMU**

## **Detailed Block Diagram**





#### **PMU Overview**

Each channel has a per-pin parametric measurement unit with the ability to:

- · Force Current (FI)
- Force Voltage (FV)
- Measure Current (MI)
- · Measure Voltage (MI)

The current or voltage measured may be tested via two different mechanisms:

- · On-board PMU window comparator
- · MONITOR analog output voltage

#### **High Impedance**

The forcing op amp may be placed into a HiZ state, although care should be exercised when doing this due to the large transient response possible when turning the op amp back on.

TABLE 47.

PPMU-EN#	CH # FORCING OP AMP STATUS
0	HiZ
1	Active

Setting PPMU-En# to 0 powers off the forcing op amp and reduces quiescent power consumption by ~16mW/channel. However, the recommended PMU HiZ function is through the SV switch.



FIGURE 27.

TABLE 48.

SV#	Ch # PMU
0	HiZ
1	Active

When disabled through the SV Switch, the PMU maintains an extremely low leakage current when DOUT\_# remains between the two analog supply levels, VCC\_SV and VEE.




FIGURE 28.

#### **PMU OPERATING MODE**

The decision whether to force current or voltage, or to measure current or voltage, is controlled by the CPU port. There are no restrictions between FI/FV\* and MI/MV\* in that all combinations are legal modes.

#### TABLE 49.

FI/FV*#	CH # FORCE FUNCTION
0	FV#
1	FI#

#### TABLE 50.

MI/MV*#	CH # MEASURE FUNCTION
0	MVF-#
1	MI#

#### **MI Power-down**

The CPU port can power-down the measure current amplifier, reducing the quiescent power consumption by ~24mW/channel.

TABLE 51.

PMU-MI-OFF#	MI AMPLIFIER	
0	Active	
1	Powered Down	

#### **Current Force**

FI mode has the following transfer function translating the voltage input to a current output.

**TABLE 52.** 

V-FI	CURRENT AT DOUT
- <b>1</b> V	-Imax
OV	0
+1V	+lmax

#### **Current Ranges**

The PMU can force current up to a maximum of 32mA. In order to achieve the maximum accuracy while measuring smaller currents, eight current ranges are supported.

TABLE 53.

IR#<7:0>	CURRENT RANGE	IMAX	RSENSE
0000001	IRO	2μΑ	<b>500k</b> Ω
00000010	IR1	8μΑ	125k $Ω$
00000100	IR2	32µA	<b>31.25</b> kΩ
00001000	IR3	128µA	<b>7.81</b> kΩ
00010000	IR4	512µA	<b>1</b> .95k $Ω$
00100000	IR5	2mA	500Ω
01000000	IR6	8mA	<b>125</b> Ω
10000000	IR7	32mA	<b>31.25</b> Ω

The CPU selects the current range by setting the range select bit high. Each range select bit is independent in that it is possible to select more than one range simultaneously. However, this option should be used only when changing ranges as a means of



controlling the transient response associated with a range change.

It is not recommended that more than one range be active at the same time when taking a measurement.

#### **Coarse Gain Adjust**

Prior to any DC calibration, the FI and MI gain may be adjusted upward or downward. This coarse adjustment is useful to center the transfer function to guarantee that full-scale current can be met. Coarse Gain Adjust affects both the FI and the MI gain and corresponding transfer functions.

**TABLE 54.** 

COARSE-ADJ#<1:0>	I <sub>MAX</sub>
00	Nominal
01	Nominal
10	0.92 • Nominal
11	1.08 • Nominal

#### **FI Voltage Clamps**

Each PMU has a set of programmable voltage clamps that limit the voltage swing at forcing op amp feedback voltage (V-FB) when the PMU is forcing current. These clamps protect the DUT when current is being forced into a high impedance node at the DUT.




FIGURE 29.

The clamps may be turned off by setting CI-En = 0, in which case the clamps have no effect while DOUT varies between the supply voltages, VCC-SV and VEE.

**TABLE 55.** 

V-CL-EN#	V-FB	CH # CLAMPS
0	Х	Not Active
1	V-FB > V-CI-Hi	DOUT = V-CI-Hi
1	V-FB < V-CI-Lo	DOUT = V-CI-Lo
1	V-CI-Lo < V-FB < V-CI-Hi	Not Active

If the sensed voltage exceeds the high or low voltage clamp, the PMU reduces the output current in order for the output voltage to not exceed the clamp. If the voltage subsequently returns back to within the clamp thresholds, the PMU resumes forcing the programmed current.




FIGURE 30.

#### **LOCAL SENSE**

Local sense changes the voltage clamp sense point automatically whenever the real-time PMU switch is open, to guarantee that the voltage clamps do not false-activate whenever the switch is opened.

#### **Voltage Force**

In FV mode, the source of the forced voltage may be selected from either on-chip DC level V-FV or the voltage on the EXT\_FORCE pin.

**TABLE 56.** 

SEL-EXT-DAC#	CH # FV SOURCE	DOUT_#
0	V-FV-#	V-FV-#
1	EXT_FORCE	EXT_FORCE

#### **FEEDBACK OPTIONS**

When forcing a voltage, the PMU has a variety of configurations with different voltage feedback points:

- Forcing op amp output
- PMU force node
- DOUT\_#
- SENSE
- EXT\_SENSE

TABLE 57.

Loop#	FI/FV*#	Sel-MV#	Sel-Ext-Sense#	Mode	Feedback#
0	Х	X	х	FV	V Op Amp#
1	1	Х	х	FI	MI#
1	0	0	Х	FV	MVF-#
1	0	1	0	FV	SENSE_#
1	0	1	1	FV	EXT_SENSE



#### **REMOTE SENSE**

Selecting the SENSE pin allows for more accurate FV operation.

#### **TIGHT LOOP OPTION**

With Loop = 0, the forcing op amp will be configured as a unity gain amplifier tracking either V-FV or V-FI. This tight loop is the default condition upon reset or power-up.

The tight loop configuration is NOT used for any traditional PMU FI or FV function. It is used mainly for:

- · A stable default condition
- · Resistive load applications
- · Super voltage applications

### **Real-time PMU Control**

The PMU may be connected and disconnected in real time under pattern control in order to provide a resistive load or a fourth driver level.

TABLE 58.

SV#	PMU# TO DOUT_#
0	Disconnected
1	Connected

#### **Resistive Load Enable Sources**

The resistive load may be activated by:

- · CPU port
- EN\_# input
- SV\_# input

TABLE 59.

SEL-SV#-EN	SEL-RT-SV#	SV#
Х	0	CPU-SV#
0	1	SV_#
1	1	EN*_#

When the real-time enable signal is chosen for the SV# control line, the inverted enable signal is selected so the PMU becomes connected when the driver enters HiZ and becomes disconnected when the driver becomes active.

#### **Measurement Unit**

The measurement unit is the circuitry which translates the voltage or the current being sensed into an output voltage (V-MU-#) that can be measured or compared against an upper and lower limit. In addition to measuring the voltage or current at a channel's DOUT pin, the measurement unit may also monitor the V-MU from the other channel or a variety of internal test nodes.

TABLE 60.

SEL-MU#	SEL-MU#-DIAG	MI/MV*#	V-MU-#
1	х	Х	V-Sense-(1-#)
0	1	Х	Test & Cal-#
0	0	0	MV#
0	0	1	MI#

An on-chip window comparator supports a 2-bit "go/no-go" test. V-MU is the input voltage to the comparators, and the thresholds are set via on-chip DC level generators through the CPU port. The window comparator outputs PPMU-CA, and PPMU-CB may be read back directly through the CPU port, providing direct access to the actual comparator status at any time, or they may be routed off chip through the COMP\_A and COMP\_B pins.

#### **Current Measure**

When MI/MV\* = 1, V-Sense will be an analog voltage that is proportional to the current flowing through DOUT. Imax is determined by the current range selection.

TABLE 61.

V-SENSE	l <sub>оит</sub>
-1V	-lmax
OV	0
+1V	+lmax




FIGURE 31.



Prior to any DC calibration, the gain of the MI transfer function may be adjusted upward or downward. This function is described in the FI section.

#### **Voltage Measure**

When MI/MV\* = 0, V-Sense will be an analog voltage equal to the voltage present at MV#.

V-Sense-# = MV#




FIGURE 32. MEASUREMENT UNIT




FIGURE 33.



#### **Monitor**

MONITOR\_# is an analog voltage output whose voltage source is the measurement unit output from either channel (V-MU-0 or V-MU-1).

#### **MONITOR TRANSFER FUNCTION**

When measuring voltage, MONITOR\_# has a 1:1 transfer function with DOUT. When measuring current, MONITOR\_# varies between -1V and +1V for -Imax and +Imax.

TABLE 62.

MODE	MONITOR	DOUT
MV	Voltage at DOUT	DOUT
MI	-1V	-Imax
MI	ov	0
MI	+1V	+lmax

#### MONITOR REFERENCE

MON\_REF is a reference signal used as the inverting input to a differential off-chip ADC. The CPU port selects the reference signal as well as controls the high impedance function.

TABLE 63.

SEL-MON-REF#	MON-REF#
0	Buf-DG#
1	Chip-Gnd#




FIGURE 34.

#### **MONITOR HIGH IMPEDANCE**

The monitor outputs may be placed into a high impedance state. This HiZ feature is useful when connecting multiple MONITOR pins from multiple ICs to one A to D converter.

TABLE 64.

MON-OE	SEL-MON	MONITOR	MON-REF
0	Х	HiZ	HiZ
1	0	V-MU-O	Mon-Ref0
1	1	V-MU-1	Mon-Ref1

#### **Resistive Load**

The PMU may be configured as a resistive load that acts like a selectable resistor to a programmable voltage level.




FIGURE 35.

#### **LOAD VOLTAGE**

To establish the load voltage source, select V-FV, program it to the desired voltage level and set Loop = 0. In this configuration the forcing op amp will be a low impedance voltage source.

- $FI/\overline{FV} = 0$  (FV mode)
- V-FV = Desired Load Voltage
- Loop = 0 (Tight Loop)

#### **LOAD RESISTOR**

The resistance between the load voltage and DOUT will be the series combination of the sense resistor inside the PMU and the on resistance of the real time super voltage controlled isolation switch.

$$Rload = Rsense + R(SV Switch)$$
 (EQ. 7)




FIGURE 36.

#### **RSENSE**

The value of the sense resistor is determined by the current range selection.

TABLE 65.

IR#<7:0>	CURRENT RANGE	I <sub>MAX</sub>	R <sub>SENSE</sub>
0000001	IR0	2μΑ	<b>500</b> kΩ
0000010	IR1	8μΑ	125k $Ω$
00000100	IR2	32µA	<b>31.25</b> kΩ
00001000	IR3	128µA	<b>7.81</b> kΩ
00010000	IR4	512µA	<b>1.95k</b> Ω
00100000	IR5	2mA	500Ω
01000000	IR6	8mA	<b>125</b> Ω
10000000	IR7	32mA	<b>31.25</b> Ω



#### **HIZ FORCE**

HiZ force uses a similar configuration as does the resistive load. However, in this case, the PMU is placed into a low current mode (high Rsense value) and is connected whenever the driver goes into HiZ. The PMU will pull the transmission line between the pin electronics and the DUT to a known and programmed state, rather than letting it float.

#### **Temperature Sensing**

Each channel has its own independent temperature sense capability. There are two internal voltages:

- Va-Tj
- Vb-Tj

When measured, these may be used to calculate the junction temperature associated with each channel, as shown in Equation 8.

$$T_{I}[^{\circ}C] = \{(V_{\Delta}T_{I}) - (V_{B}T_{I}) \cdot 1637\} - 221$$
 (EQ. 8)

#### **TEMPERATURE MONITOR**

V-Temp is an analog voltage that tracks the junction temperature.




FIGURE 37.




FIGURE 38. TJ TRANSFER FUNCTION

OT\* is an open drain output that indicates when the junction temperature exceeds 135  $^{\circ}$  C. The CPU port can directly force the over-temperature flag to be active.

#### TABLE 66.

СРИ-ОТ	JUNCTION TEMPERATURE	OT*
0	V-Temp < +135°C	HiZ
0	V-Temp > +135°C	Active. 100 $\Omega$ to ground
1	Х	Active. 100 $\Omega$ to ground

#### **Diagnostics**

Each PMU has access to key internal nodes so that the voltage on these nodes may be monitored. This access is useful for both testing and diagnostic purposes. The CPU port controls the access to the diagnostic nodes.

TABLE 67.

SEL-MU#-DIAG	MI/MV*#	V-SENSE-#
0	0	MVF-#
0	1	MI#
1	х	Test & Cal-#




FIGURE 39. CHANNEL 0 DIAGNOSTIC SELECTION




FIGURE 40. CHANNEL 1 DIAGNOSTIC SELECTION



#### **External Force and Sense**

EXT\_FORCE and EXT\_SENSE may be directly connected to either DOUT\_0 or DOUT\_1 or to each other. These paths are useful to completely bypass the pin electronics and provide for direct access to the DUT with no active circuitry in the path. This access is useful for:

- . Connecting a central PMU to the DUT.
- · Direct measurement of the DUT voltage.
- · DC calibration.
- Establishing a Kelvin connection with an external PMU prior to contacting the DUT.




FIGURE 41.

TABLE 68.

SV#	EN-EXT-FORCE#	EXT_FORCE TO DOUT_#
0	Х	Open
1	0	Open
1	1	Connected

TABLE 69.

SV#	EN-EXT-SENSE#	DOUT_# TO EXT_SENSE
Х	0	Open
х	1	Connected

#### **DC** Levels

Every functional block requires a variety of DC voltage levels in order to function properly. These levels are all generated on chip with a 16-bit DAC that is programmed through the CPU port.

There are four voltage range options. Various DC levels are grouped together, and the selected voltage range is common for all levels within each group (see Table 70).

The realizable voltage range is restricted by the power supply levels and headroom limitations, especially in VR2. If a level is programmed beyond the recommended operating conditions, saturation will occur, and the actual DC level will not match the desired programmed level.

#### **Voltage Range Options vs. Function**

Within each DAC group, the voltage range selection is common and is programmed via the CPU port.

CVA-PPMU and CVB-PPMU should only use the IR range when measuring current (MI), and only use VRO, VR1, or VR2 when measuring a voltage (MV).

TABLE 70.

Range Select<1:0>	Voltage Range	Resolution (LSB)	Full Scale (FS)
0	VR0	61µV	4
1	VR1	122µV	8
2	VR2	244µV	16
3	VIR	30.5μV	2

#### **Level Programming**

Voltage ranges VR0, VR1 and VR2 use Equation 9:

$$V_{OUT}^{}= (Value - V_{MID}^{}) \bullet Gain$$
 (EQ. 9)  $^+ V_{MID}^{}$   $^+ Offset$ 

Programming Currents uses Equation 10:

$$V_{OUT}^{=}$$
 (Value –  $V_{MID}$ ) • Gain  
+  $V_{MID}$   
+ Offset

Value is described by Equation 11:

+ DUT\_GND

$$Value = \{(DAC Code)/(2**N-1)\} \bullet FS + V_{MIN}$$
 (EQ. 11)

where

$$N = 16$$
;  $2**N - 1 = 65,535$ 

and

Vmin = Vmid - (FS/2).

FI

FS = 2V

Vmin = -1V

Vmid = OV

Vmax = +1V

Isource/Isink

**FS = 1V** 

Vmin = 0V

Vmid = 0.5V

Vmax = +1V



#### Offset and Gain

Each individual DC level has an independent offset and gain correction. These correction values allow the desired output level to be programmed at their true post calibrated value and to be loaded simultaneously across multiple pins without having to correct for per pin errors. The range of possible offset voltage correction is a percentage of the full scale voltage range of each particular voltage group.

**TABLE 71.** 

OFFSET CODE	OFFSET VALUE	GAIN CODE	GAIN VALUE
0000Н	-5.4% of FS	0000Н	0.875
7FFFH	0	7FFFH	1.0
FFFFH	+5.4% of FS	FFFFH	1.125

#### **Device Under Test Ground**

DUT\_GND\_# is a high impedance analog voltage input that provides a means of tracking the destination ground and making an additional offset to the programmed level so the programmed level is correct with respect to the DUT.




FIGURE 42.

The input at DUT\_GND\_# should be:

- Filtered for noise
- Stable
- · Reflect the actual ground level at the DUT

#### **VMID**

The selected voltage range may be shifted up or down by the CPU port. Vmid does not affect current forcing and sensing DC levels. Vmid may be set independently per channel.

TABLE 72. V<sub>MID</sub> VALUE

V <sub>MID</sub> #<1:0>	VR0	VR1	VR2
00	+1.5V	+3.0V	+6.0V
01	+1.75V	+3.5V	+7.0V
10	+1.25V	+2.5V	+5.0V
11	+1.0V	+2.0V	+4.0V
Resolution	250mV	500mV	<b>1</b> V

**TABLE 73. VOLTAGE RANGE** 

V <sub>MID</sub> #<1:0>	VRO	VR1	VR2
00	-0.5V/+3.5V	-1V/+7V	-2V/+14V
01	-0.25V/+3.75V	-0.5V/+7.5V	-1V/+15V
10	-0.75V/+3.25V	-1.5V/+6.5V	-3V/+13V
11	-1V/+3V	-2V/+6V	-4V/+12V

#### **Voltage Range Options vs. Function**

Different functional blocks require different DC level voltage ranges. The allowed combinations are listed in Table 74.

#### **DC Calibration**

The part is designed and tested to meet its DC accuracy specifications after a two point, two iteration calibration. The actual calibration points are different for each voltage range, and may even be different for the same voltage range but for different functional blocks. In general, most calibration points will be at 20% and 80% of the full scale value for that range. (The actual calibration points are listed separately for each functional block in the DC specification section.)

The test points are broken into two categories:

- · Inner test
- · Outer test

The inner test is one specific test point (typically) at 50% of the full scale value of the particular range. The outer test is usually taken at the end points of the voltage range, or 0% and 100% of the full scale value.

In general, the inner test will be performed against tighter, more accurate limits. But every part shipped will be calibrated and tested against the limits in the specification section, and is guaranteed to perform within those limits under the documented calibration technique.

Typical Calibration and Test Point Set-up



FIGURE 43.



#### **TABLE 74. RANGE DECODE**

GROUP	FUNCTIONAL BLOCK	VRO	VR1	VR2	VIR	RANGE SELECT
Drive	Driver (DVH, DVL, VTT)	1	1	1		Drive#<1:0>
Comp	Comparator Thresholds (CVA, CVB)	√	1	1		Comp#<1:0>
PPMU	PPMU Comparator Thresholds (CVA-PPMU, CVB-PPMU)	√	1	1	1	PPMU#<1:0>
FV	Voltage Clamps (V-Cl-Hi, V-Cl-Lo) PPMU Voltage Force (V-FV)	٧	1	1		FV#<1:0>
FI	PPMU Current Force (V-FI)				1	N/A
	Tracks DUT_GND (FV, MV)					
	Does NOT Track DUT GND (Fl. MI)					

#### **SYSTEM LEVEL DC ACCURACY**

Other calibration schemes and techniques, using more or fewer calibration points or different test points, may also be employed. The resulting system level accuracy may be superior or inferior to the part's specified limits, and will be dependent on the details of the particular application.

#### **Calibration Procedure**

- 1. Calibrate the MONITOR
- 2. Calibrate the DAC using the DAC cal bits
- 3. Calibrate the MI Coarse Adjust
- 4. Calibrate the offset DAC
- 5. Calibrate the Gain DAC
- 6. Calibrate the DC Level

#### **Level Calibration**

#### Initialize

- 1. Select desired voltage range (VR0, VR1, VR2, VIR)
- 2. Set Gain = 1.0; Offset = 0.0V

#### Measure

- 1. Set Level 1 = Cal Point 1. Measure Output1'
- 2. Set Level 2 = Cal Point 2. Measure Output2'

#### Calculate

- 1. Gain' = (Output2' Output1')/(Level 2 Level1)
- 2. Offset' = (Output2' Vmid) Gain' (Level2 Vmid)

#### Finish

- 1. Set Offset = Offset'/Gain'
- 2. Set Gain = 1.0/Gain'

#### **DAC Calibration**

The DAC supports the ability to independently calibrate the top five MSBs. The default condition of these adjustment bits is the zero correction state.

The magnitude of the bit correction is an integer count of LSB voltage added or subtracted from the individual bit weighting, and is therefore a function of the particular voltage range selected for each level. The DAC MSB adjustment is applied to the DC level prior to the gain correction.




TABLE 75. D15 CALIBRATION

D15-Cal<5>	D15-Cal<4>	D15-Cal<3>	D15-Cal<2>	D15-Cal<1>	D15-cal<0>	D15 ADJUSTMENT
0	1	1	1	1	1	+93 LSB
			•			•
0	0	0	0	0	1	+3 LSB
0	0	0	0	0	0	No Adjustment
1	0	0	0	0	0	No Adjustment
1	0	0	0	0	1	-3 LSB
			•			•
1	1	1	1	1	1	-93 LSB



#### **TABLE 76. D14 CALIBRATION**

D14-Cal<4>	D14-Cal<3>	D14-Cal<2>	D14-Cal<1>	D14-Cal<0>	D14 ADJUSTMENT
0	1	1	1	1	+45 LSB
		•			•
0	0	0	0	1	+3 LSB
0	0	0	0	0	No Adjustment
1	0	0	0	0	No Adjustment
1	0	0	0	1	-3 LSB
		•			•
1	1	1	1	1	-45 LSB

#### **TABLE 77. D13 CALIBRATION**

D13-Cal<3>	D13-Cal<2>	D13-Cal<1>	D13-Cal<0>	D13 ADJUSTMENT
0	1	1	1	+21 LSB
	•			•
0	0	0	1	+3 LSB
0	0	0	0	No Adjustment
1	0	0	0	No Adjustment
1	0	0	1	-3 LSB
	•			•
1	1	1	1	-21 LSB

#### **TABLE 78. D12 CALIBRATION**

D12-Cal<2>	D12-Cal<1>	D12-Cal<0>	D12 ADJUSTMENT
0	1	1	+9 LSB
0	1	0	+6 LSB
0	0	1	+3 LSB
0	0	0	No Adjustment
1	0	0	No Adjustment
1	0	1	-3 LSB
1	1	0	-6 LSB
1	1	1	-9 LSB

#### **TABLE 79. D11 CALIBRATION**

D11-Cal<1>	D11-Cal<0>	D11 ADJUSTMENT
0	1	+3 LSB
0	0	No Adjustment
1	0	No Adjustment
1	1	-3 LSB

#### TABLE 80. CAL RANGE vs VOLTAGE RANGE vs DAC BIT

	D15	D14	D13	D12	D11
VRO	5.67mV	2.75mV	1.28mV	549µV	183µV
VR1	11.35mV	5.5mV	2.56mV	1.1mV	366µV
VR2	22.7mV	10.1mV	5.12mV	2.2mV	732μV
VIR	2.84mV	1.38mV	640.5μV	275μV	91.5µV

# **External References and Components**

Many on-chip functional blocks reference a precision external:

- Voltage
- Resistance
- Frequency

By locking on-chip performance to an external reference, circuit performance will be more consistent over:

- · Variations in ambient temperature
- · Part to part distribution.

#### **V\_REF**

V\_REF is an analog input voltage that is used to program the on-chip DAC levels. V\_REF should be held at +3.0V. Any noise or jitter on V\_REF will contribute to the noise floor of the chip and therefore the V\_REF should be filtered and be as quiet and stable as possible. There is one V\_REF shared by both channels.

#### **R\_EXT**

R\_EXT is an external resistor used to control the output impedance of the driver. An external precision resistor with a low temperature coefficient will result in the driver output impedance remaining stable over changes in the ambient temperature.

R\_EXT also determines the range of the output impedance adjustment for DVH, DVL and VTT with a total adjustment range of  $\pm$  R\_EXT/2000. There is one R\_EXT pin shared by both channels.



## **Optional PCB Layout Option**

When designing new ATE systems, many times it is difficult to quantify exactly how much timing delay span will be needed in order to align timing edges of faster channels with the slowest one in the system. The ISL55161 includes on-chip timing deskew circuitry that can compensate for as much as 5ns of delay variation between channels in a system and align data edges to within 10 to 20ps of each other. In many systems, such a broad range of timing adjustment is not necessary so there are lower cost pin electronics alternatives available, like the ISL55163.

The ISL55163 is identical in function to ISL55161, except that the deskew circuitry is not present. It is software compatible with any software developed for ISL55161 and is packaged in the same package options. When used with a dual-option PCB layout, the pinout of the ISL55163 makes it possible to create an instrument that can accommodate either the ISL55161 (when deskew is needed) or the ISL55163 (when no deskew is needed).

The dual-option PCB layout employs the use of surface mount components so the same PCB will work with both ISL55163 and ISL55161 products. The schematic description of this idea is shown below for each device. The deskew circuitry included in the ISL55161 requires an external clock on pins 8 and 9, PLL\_CLK/PLL\_CLK\*, to set the overall timing delay span, along with an external capacitor on pin 44 and ISL55163 does not use these pins for the same purpose. C1, R2, R3, and R4 are used to accommodate these differences.

#### **External Component Implementation**

When using ISL55161, R4 should be left unpopulated (open), and R2 and R3 should be populated with zero ohm resistors so that the external clock is routed to pins 8 and 9 of the device. Similarly, C1 should be populated with a 1.2nF capacitor.




FIGURE 1.






FIGURE 45.

#### **Transmission Line Inductors and Resistors**

Depending on the particular application and specific details of the PC board layout, a series inductor with a parallel resistor may or may not be placed at the DOUT pin to compensate for the capacitance on that node. The actual inductor and resistor value is application specific.

## **Power Supply Restrictions**

The following guidelines must be met to support proper operation:

•  $VCC\_SV \ge VCC$ 

• VCC  $\geq$  VDD; VEE  $\leq$  GND

VDD ≥ GND


•  $VDD \ge V\_REF$ 

Schottky diodes are recommended on a once-per-board basis to protect against a power supply restriction violation.

#### **Power Supply Sequence**

Ideally, all power supplies would become active simultaneously while also meeting the power supply restrictions. However, since it is difficult to guarantee simultaneous levels, the following sequence is recommended:

- VEE
- VCC\_SV
- VCC
- VDD
- V\_REF



#### **ESD/EOS Protection**

For the best Electrostatic Discharge (ESD) / Electrical Overstress (EOS) protection for the DOUT pins, please follow the guidelines below.

 External Diodes on DOUT: Enhanced resistance to ESD can be improved by connecting 2 small signal diodes to the DOUT pin. One diode should be connected from VCC\_SV to DOUT and the other from VEE to DOUT. These should be as close to the part and power planes as possible. Special attention should be paid to the leakage and AC performance specifications for these diodes. 1N914 silicon surface mount diodes are recommended.




FIGURE 47.

- 2. Maximum Powered-On ESD Protection on pin DOUT\_0 and DOUT 1
  - a. Select Fast-HiZ. Set Fast-HiZ-En# in the Driver Configuration registers to 1.
  - b. Program VTT\_# to 2.5V or a voltage that meets the criteria listed in section 3 below.
  - c. Select VTT Driver Mode. Set Dr-Mode# in the Driver Control registers to 1.
  - d. Ensure SV# is low.
  - e. Drive VTT. This can be accomplished two ways.
    - 1) Use the real time path through the part by driving pin pairs EN\_#/EN\_#\* low.
    - 2) Use the CPU-En path. Set Sel-RT-En# in the Drive Control registers to 0.
    - 3) Set CPU-En0 and CPU-En1 in the CPU Force register to 0.
- 3. Driver Levels Programmed Values:
  - a. Driver levels programming in driver mode:
    - 1) |DVH DVL| <=8V
    - 2) |DVH VTT| <=8V
    - 3) |DVL VTT| <=8V
  - b. When DOUT is in Hi-Z or PMU mode the driver levels should meet the following restrictions:
    - 1) |DOUT DVH| <=8V
    - 2) | DOUT DVL | <=8V
    - 3) |DOUT VTT| <=8V



#### **CPU Port**

All on-board DACs and registers are controlled through the CPU serial data port, which is capable of both writing to the chip as well as reading back from the chip (typically used for diagnostic purposes.)




FIGURE 48.

#### **Address**

Address words for every CPU transaction are all 16 bits in length and contain the destination of the data word for a write cycle, or the source to be read back for a read cycle. Address bits are shifted in LSB first, MSB last.

#### **Data**

Data words for every CPU transaction are all 16 bits in length and are loaded or read back LSB first, MSB last. The timing for data is different for a read cycle vs. a write cycle, as the drivers on the SDIO alternate between going into high impedance and driving the line.

#### **Control Signals**

There are three CPU interface signals: SDIO, CK, and STB. SDIO is a bidirectional data pin through which information is either loaded or written back. CK is the CPU port clock signal that transfers data back and forth. When data is going into the part, SDIO is latched on a rising edge of CK. When data is coming out of the part, SDIO is again updated on a rising edge of CK. STB is the control signal that identifies the beginning of a CPU transaction. STB remains high for the duration of the transaction, and must go low for at least one CK cycle before another CPU transaction may begin.

CK must be running at all times even if no CPU transactions are occurring. CK is used on chip for other functions and MUST run continuously for correct chip operation.

#### **Write Enable**

Various register bits in the memory map tables (see tables in "Memory Space" section starting on page 59) require a write enable (WE) to allow those bits to be updated during a CPU write cycle. WE control allows some bits within an address to be changed, while others are held constant. Each WE applies to all lower data bits, until another WE is reached.

If WE = 1, the registers in the WE group will be written to. If WE = 0, the registers will not be updated. If WE = 0, the registers will not be updated but all data bits associated with that field must also be programmed to 0.

WE is read back as a don't care (X) value.

#### **Read vs. Write Cycle**

The first SDIO bit latched by CK in a transaction identifies the transaction type.

**TABLE 81.** 

1 <sup>st</sup> SDIO BIT	CPU TRANSACTION TYPE
0	Read - Data flows out of the chip
1	Write - Data flows into the chip

#### **Parallel Write**

The second SDIO bit of a transaction indicates whether a parallel write occurs.

**TABLE 82.** 

2 <sup>nd</sup> SDIO BIT	CPU TRANSACTION TYPE
0	Data goes to the selected channel
1	Date goes to both channels

A parallel write ignores the particular channel address and writes the information into the same location on both channels.

#### Reset

RESET is an external hardware reset signal that places all internal registers and control lines into a low state. Reset must be executed independently after a power up sequence. RESET does NOT place the DAC level memory into a known state, so this information must always be loaded after a power up sequence.

RESET is active high.




FIGURE 49.

In addition, the CPU port can execute a reset (as a write only transaction). If the CPU-Reset address is written to, regardless of the value of any of the SDIO bits, CPU-Reset will fire off a one-shot pulse that performs the same function as an external RESET.



#### **Chip ID**

Chip ID (see tables in "Memory Space" section starting on page 59) is a read-only function that identifies the product and the die revision.

#### TABLE 83.

D15D4	D3D0
Prod-ID<11:0> 068 Hex (104)	Die-Rev<3:0>

NOTE: Product ID = 068 Hex = 104 Decimal.

#### DAC Sample and Hold (S/H) State Machine

The internal DACs used in the ISL55163 are S/H DACs. To update a single DAC level it takes 387 clock cycles. The clock used for this operation is the CPU interface clock. The first 256 clocks are used to select the desired level and let the DAC level settle. The next 128 clocks are needed to refresh the S/H. The 3 remaining clocks are used to control the state machine. To calculate the time to refresh one DAC level, multiply the CPU clock time by the number of clocks needed to update one level. If using a 25MHz clock, the time needed is:  $40\text{nS} * 387\text{cycles} = 15.48\mu\text{S}$ . There are 28 total internal levels to the S/H DAC; therefore, to update all levels, the time would be:  $28*40\text{nS} * 387\text{cycles} = 433.44\mu\text{S}$ .

The sequence that the state machine uses to refresh the DAC matches the RAM address mapping: DVH-0, DVH-1, DVL-0, DVL-1, etc. This order allows both channels to update whenever a parallel write is performed for the same level on both channels.

When writing to a specific level, the state machine will complete the current level, then jump to the level which was just written. The state machine then proceeds in the normal order; it doesn't jump back. Therefore, you should assume, at worst case, it takes 774 clocks to update a single level after being written, 387 to complete the current level plus 387 to update the desired level. One caveat to this is with a parallel-channel write. There will still be, at worst case, 774 clocks to update channel 0 of the parallel-channel write. Channel 1 will be updated in sequence after channel 0. This means that if channel 0 and channel 1 are written as part of a parallel-channel write, channel 0 could take 774 clocks to update (worst case) and then channel 1 will update 387 clocks later.


There is another consideration when writing RAM location values. As stated above, there is a latency between when a new RAM value is written to a RAM location and when the actual voltage value will start to update due to the sample and hold. When a RAM value is written, its address is written to a "next address" stack so that it is the next address to be updated by the sample and hold DAC after the current location is finished. This "next address" stack is only 1 address deep; therefore, if you push another address on the stack before the current one is popped, you will lose the current "next address" to be written. This does not mean the RAM location will not be updated, it will just take a longer time to update. With this in mind, for the fastest update when writing several levels, the user should write the various levels in the reverse order that the S/H loop goes through them. This way, after completing the last write, all levels will update in order. For example, if you want to update DVH, DVL, and VTT, you would write VTT first, then DVL, then DVH.

The user also needs to be aware that when continuously writing to a particular level, other levels may be starved of being refreshed by the CPU clock. If this happens, levels can droop out of specification.





## **Protocol Timing Diagram**





## **Memory Space**

Information is stored on-chip in two ways:

- RAM
- Registers

Each storage mechanism is then broken into two categories:

- Per pin resources
- Central resources

#### **TABLE 84.**

ADDRESS RANGE	FUNCTION
0 to 63	Channel 0 RAM (DC Levels)
64 to 111	Channel O registers
112 to 127	Central registers
128 to 191	Channel 1 RAM (DC Levels)
192 to 239	Channel 1 registers
240 to 255	Central registers
256+	Unused

#### **RAM Storage**

CHANNEL O ADDRESS	CHANNEL 1 ADDRESS	RESOURCE	D15 - D0
0	128	DVH-#	DAC Level
1	129	DVL-#	DAC Level
2	130	VTT-#	DAC Level
3	131	CVA-#	DAC Level
4	132	CVB-#	DAC Level
5	133	CVA-PPMU-#	DAC Level
6	134	CVB-PPMU-#	DAC Level
7	135	V-FV-#	DAC Level
8	136	V-FI-#	DAC Level
9	137	V-CI-Hi-#	DAC Level
10	138	V-CI-Lo-#	DAC Level
11	139	I-Source-#	DAC Level
12	140	I-Sink-#	DAC Level
13 - 15	141 - 143	Not Used	
16	144	DVH-#	DAC Level Offset
17	145	DVL-#	DAC Level Offset
18	146	VTT-#	DAC Level Offset
19	147	CVA-#	DAC Level Offset
20	148	CVB-#	DAC Level Offset
21	149	CVA-PPMU-#	DAC Level Offset
22	150	CVB-PPMU-#	DAC Level Offset
23	151	V-FV-#	DAC Level Offset
24	152	V-FI-#	DAC Level Offset
25	153	V-CI-Hi-#	DAC Level Offset
26	154	V-CI-Lo-#	DAC Level Offset
27	155	I-Source-#	DAC Level Offset
28	156	I-Sink-#	DAC Level Offset
29 - 31	157 - 159	Not Used	
32	160	DVH-#	DAC Level Gain
			•



#### RAM Storage (Continued)

CHANNEL O ADDRESS	CHANNEL 1 ADDRESS	RESOURCE	D15 - D0
33	161	DVL-#	DAC Level Gain
34	162	VTТ-#	DAC Level Gain
35	163	CVA-#	DAC Level Gain
36	164	CVB-#	DAC Level Gain
37	165	CVA-PPMU-#	DAC Level Gain
38	166	CVB-PPMU-#	DAC Level Gain
39	167	V-FV-#	DAC Level Gain
40	168	V-FI-#	DAC Level Gain
41	169	V-CI-Hi-#	DAC Level Gain
42	170	V-CI-Lo-#	DAC Level Gain
43	171	I-Source-#	DAC Level Gain
44	172	I-Sink-#	DAC Level Gain
45 - 63	173 - 191	Not Used	

## **Per Channel Registers - Driver**

ADDRESS	RESOURCE	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
64 0040H 192 00C0H	Driver Terminations (Recommend Set Bit = 1 in Yellow)							WE	Sel-En#-BP	WE	Sel-D#-BP	WE	EZ#<1>	EZ#<0>	WE	DZ#<1>	<0>#ZQ
65 0041H 193 00C1H	Driver Configuration	WE	CPU-XOR#					WE	HiZ-Override#	WE	Fast-HiZ-En#	WE	Sel-SV#-En	WE		Sel-En#	%el-D#
66 0042H 194 00C2H	Driver Control	WE	#NS-pIOH					WE	Dr-Mode#<1>	WE	Dr-Mode#<0>	WE	Sel-RT-SV#	WE	Sel-RT-En#	WE	Sel-RT-D#
67 - 70 195- 198	Not Used																
71 0047H 199 00C7H	Output Impedance		WE	R0-VTT#<3>	RO-VTT#<2>	R0-VTT#<1>	RO-VTT#<0>	WE	RO-DVH#<3>	RO-DVH#<2>	RO-DVH#<1>	RO-DVH#<0>	WE	RO-DVL#<3>	RO-DVL#<2>	RO-DVL#<1>	RO-DVL#<0>
72 0048H 200 00C8H	Power Options													WE	PMU-MI-Off#	PMU-Comp-Off#	Comp-Off#
73 - 79 201- 207	Not Used	listed	on the to	on and (	`hannel	1 addre	eces ar	a listad	on the	hottom	of each	addres	s entry				

NOTE: Channel 0 addresses are listed on the top and Channel 1 addresses are listed on the bottom of each address entry.



## **Per Channel Registers - Comparator**

ADDRESS	RESOURCE	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO
80 0050H 208 00D0H	Comparator Configuration				WE	Sel-C#-BP	WE	CPU-CB#	CPU-CA#	WE	Sel-CPU-C#				WE	Sel-MU-B#	Sel-MU-A#
81 - 84 209 -212	Not Used																
85 0055H 213 00D5H	Comparator Diagnostics (Read Only in Red) (Write Only in Blue)	PMU-CB#	PMU-CA#	RT-CB#	RT-CA#				WE	CPU-Pulse#	WE	D#-Diag	En#-Diag	Edge#-Par	En-SV#	Sel-C#-Diag	0
86 - 95	Not Used																
216 -223																	

## NOTE: Channel 0 addresses are listed on the top and channel 1 addresses are listed on the bottom of each address entry.

## **Per Channel Registers - PMU**

ADDRESS	RESOURCE	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO
96 0060H 224 00E0H	PPMU Configuration	WE	Sel-Mon-Ref#	WE	PPMU-En#	WE	V-CI-En#	WE	Sel-MV#	WE	Sel-MU#	WE	Foop#	WE	MI/MV*#	WE	FI/FV*#
97 0061H 225 00E1H	PPMU Current Ranges								WE	IR#<7>	IR#<6>	IR#<5>	IR#<4>	IR#<3>	IR#<2>	IR#<1>	IR#<0>
98 0062H 226 00E2H	Ext Force/Sense									WE	Sel-Ext-DAC#	WE	Sel-Ext-Sense#	WE	En-Ext-Sense#	WE	En-Ext-Force#
99 0063H 227 00E3H	PPMU Diagnostics									WE	Sel-MU#-Diag		WE	MU#-Diag<3>	MU#-Diag<2>	MU#-Diag<1>	MU#-Diag<0>
100 0064H 228 00E4H	DC Level Range Select		WE	Vmid#<1>	Vmid#<0>	WE	PPMU#<1>	PPMU#<0>	WE	FV#<1>	FV#<0>	WE	Comp#<1>	Comp#<0>	WE	Drive#<1>	Drive#<0>
101 0065H 229 00E5H	Load									WE	Sink-Adj#<2>	Sink-Adj#<1>	Sink-Adj#<0>	WE	Source-Adj#<2>	Source-Adj#<1>	Source-Adj#<0>
102 - 111 230 - 239	Not Used																

NOTE: Channel 0 addresses are listed on the top and channel 1 addresses are listed on the bottom of each address entry.



## **Central Registers**

ADDRESS	RESOURCE	D15	D14	D13	D12	<b>D11</b>	D10	D9	D8	<b>D7</b>	D6	D5	D4	D3	D2	<b>D1</b>	D0
112 0070Н	Monitor/ Over-temperature									WE	CPU-OT			WE	Sel-Mon	WE	Mon-0E
113 0071H	CPU Force				WE	CPU-SV1	WE	CPU-En1	WE	CPU-D1		WE	CPU-SV0	WE	CPU-En0	WE	CPU-D0
114 0072Н	Internal Power State (Recommend Set Bit = 1 in Yellow)						WE	Int-Pow									
115 0073H	CPU-Reset (Write Only)	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×
116 0074H	Differential Comparator		D				V					WE	Diff-B<1>	Diff-B<0>	WE	Diff-A<1>	Diff-A<0>
117 - 126 0075H -	Not Used																
127 007FH	Die ID (Read Only)	Prod-ID<11>	Prod-ID<10>	Prod-ID<9>	Prod-ID<8>	Prod-ID<7>	Prod-ID<6>	Prod-ID<5>	Prod-ID<4>	Prod-ID<3>	Prod-ID<2>	Prod-ID<1>	Prod-ID<0>	Die-Rev<3>	Die-Rev<2>	Die-Rev<1>	Die-Rev<0>
- 214 00D6Н	Upper DAC Bit Calibration	WE	Coarse-Adj<1>	Coarse-Adj<0>	WE	D14-Cal<4>	D14-Cal<3>	D14-Cal<2>	D14-Cal<1>	D14-Cal<0>	WE	D15-Cal<5>	D15-Cal<4>	D15-Cal<3>	D15-Cal<2>	D15-Cal<1>	D15-Cal<0>
- 215 00D7H	Mid DAC Bit Calibration					WE	D11-Cal<1>	D11-Cal<0>	WE	D12-Cal<2>	D12-Cal<1>	D12-Cal<0>	WE	D13-Cal<3>	D13-Cal<2>	D13-Cal<1>	D13-Cal<0>
240 - 254 00F0H - 00FEH	Not Used																
255 00FFH	Null Command	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х



## **Manufacturing Information**

#### **Moisture Sensitivity**

The ISL55162 is a Level 3 (JEDEC Standard 033A) moisture sensitive part. All Pre Production and Production shipments will undergo the following process post final test:

- Baked @ +125°C ± 5°C for a duration ≥ 16 hours
- Vacuum sealed in a moisture barrier bag (MBB) within 30 minutes after being removed from the oven.

#### **PCB** Assembly

The floor life is the time from the opening of the MBB to when the unit is soldered onto a PCB.

• Product Floor Life ≤ 168 Hours

Units that exceed this floor life must be baked before being soldered to a PCB.

#### **Solder Profile**

The recommended solder profile is dependent upon whether the PCB assembly process is lead-free or not.

**TABLE 85. Solder Profile** 

Profile Feature	Pb-Free Assembly
Average ramp up rate (T <sub>L</sub> to T <sub>P</sub> )	3°C/sec (max)
Preheat • Min Temp (Ts min) • Max Temp (Ts max) • Time (min to max) (ts)	150°C 200°C 60 - 180 sec
Ts max to T <sub>L</sub> • Ramp Up Rate	3°C/sec (max)
Time above Temperature (T <sub>L</sub> ) Time (t <sub>L</sub> )	217°C 60 - 150 sec
Peak Temperature (T <sub>P</sub> )	250°C+0/-5°C
Time within 5°C of actual peak temp (tp)	20 sec - 40 sec
Ramp down rate	6°C/sec (max)
Time 25°C to peak temperature	8 minutes (max)




FIGURE 50.

## **Package Thermal Analysis**

#### **Junction Temperature**

Maintaining a low and controlled junction temperature is a critical aspect of any system design. Lower junction temperatures translate directly into superior system reliability. A more stable junction temperature translates directly into superior AC and DC accuracy.

The junction temperature follows Equation 12:

$$\mathsf{T}_{\mathsf{J}} = \mathsf{P}_{\mathsf{D}} \bullet \Theta_{\mathsf{J}\mathsf{A}} + \mathsf{T}_{\mathsf{A}} \tag{EQ. 12}$$

where:

 $T_1$  = Junction Temperature

P<sub>D</sub> = Power Dissipation

 $\theta_{JA}$  = The55163rmal Resistance (Junction to Ambient)

T<sub>A</sub> = Ambient Temperature

Heat can flow out of the package through two mechanisms:

- Conduction
- Convection

#### Conduction

Conduction occurs when power dissipated inside the chip flows out through the leads of the package and into the printed circuit board. While this heat flow path exists in every application, most of the heat flow will NOT occur with thermal conduction into the PCB.

Conduction also occurs in applications using liquid cooling, in which case most of the heat will flow directly out of the top of the package through the exposed heat slug and into the liquid cooled heat sink. The heat sink represents a low thermal resistance path to a large thermal mass with a controlled temperature.

The total thermal resistance is the series combination of the resistance from the junction to case (exposed paddle) ( $\theta_{JC}$ ) plus the resistance from the case to ambient ( $\theta_{CA}$ ).

#### Convection

The most common cooling scheme is to use airflow and (potentially) a heat sink on each part. In this configuration, most of the heat will exit the package via convection, as it flows through the die, into the paddle, and off the chip into the surrounding air flow.

#### **Thermal Resistance**

Each system will have its own unique cooling strategy and overall  $\theta_{JA}.$  However, the resistance between the junction and the case is a critical and common component to the thermal analysis in all designs.

$$\Theta_{\mathsf{JA}} = \Theta_{\mathsf{JC}} + \Theta_{\mathsf{CA}} \tag{EQ. 13}$$

 $\theta_{CA}$  is determined by the system environment of the part and is therefore application specific.  $\theta_{JC}$  is determined by the construction of the part.



#### **q<sub>JC</sub>** Calculation

$$\Theta_{JC}^{=}\Theta(silicon)$$

(EQ. 14)

- +  $\Theta(\text{dieattach})$
- +  $\Theta(paddle)$

The thermal resistance of any material is defined by Equation 15:

 $\Theta {=} \ (\text{Intrinsic material resistivity}) \bullet \text{Thickness/Area}$ 

(EQ. 15)

 $\Theta {=} \ \ Thickness/(Intrinsic \ material \ conductivity \bullet Area)$ 

#### **Intrinsic Thermal Conductivity**

Die Attach Thermal Conductivity = 1.4 W/M°K

Silicon Thermal Conductivity = 141.2 W/M°K

Paddle Thermal Conductivity = 263 W/M°K

Plastic Thermal Conductivity = 0.88 W/M°K

(Although some heat will flow throw the plastic package, the molding compound conductivity is not specifically used in the calculation of  $\theta_{\mbox{\scriptsize JC}}$  through the paddle.)

#### **TQFP Thermal Resistance Calculation**

$$\Theta_{JC} = 0.12 \,{}^{\circ}\text{C/W} + 0.6 \,{}^{\circ}\text{C/W} + 0.01 \,{}^{\circ}\text{C/W}$$

(EQ. 16)

 $\Theta_{\mbox{\scriptsize JC}}^{}=~0.73^{\circ}\mbox{\scriptsize C/W}$ 

#### **QFN Thermal Resistance Calculation**

$$\Theta_{1C} = 0.06^{\circ}\text{C/W} + 0.6^{\circ}\text{C/W} + 0.01^{\circ}\text{C/W}$$

(EQ. 17)

 $\Theta_{\mbox{JC}}^{}=~0.67^{\circ}\mbox{C/W}$ 





# CONFIDENTIAL




## **Package Outline Drawing**

# Thin Plastic Quad Flatpack Package with Top Exposed Pad (TQFP-TEP)







SYMBOL	MIN	NOM.	MAX	NOTES
А	*	*	1.20	
A1	0.05	*	0.15	12
A2	0.95	1.00	1.05	
D	12.00 BSC			4
D1	10.00 BSC			7, 8
D2		13		
E	12.00 BSC			4
E1	10.00 BSC			7, 8
E2	7.49 BSC			13
L	0.45	0.60	0.75	
N	64			
е	0.50 BSC			
b	0.17	0.22	0.27	9
b1	0.17	0.20	0.23	

Rev. 17/11

#### NOTES:

ddd

)

- 1. All dimensions and tolerances per ANSI Y14.5-1982.
- 2. Datum plane -H- located at mold parting line and coincident with lead, where lead exits plastic body at bottom of parting line.

X

X

0.08


80.0

- 3. Datums A-B and -D- to be determined at center line between leads where leads exit plastic body at datum plane -H-.
- 4. To be determined at seating plane -C- .

X

X

- 5. Dimensions D1 and E1 do not include mold protrusion. Allowable mold protrusion is 0.254 mm on D1 and E1 dimensions.
- 6. "N" is the total number of terminals.
- 7. These dimensions to be determined at datum plane -H- .
- 8. The top of package is smaller than the bottom of package by 0.15 millimeters.
- Dimension b does not include dambar protrusion. allowable dambar protrusion shall be 0.08mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius or the foot.
- 10. Controlling dimension: millimeter.
- 11. This outline conforms to jedec publication 95 registration MS-026, variations ACB, ACC, ACD & ACE.
- 12. A1 is defined as the distance from the seating plane to the lowest point of the package body.
- 13. Dimension D2 and E2 represent the size of the exposed pad.
- 14. Exposed pad shall be coplanar with bottom of package within 0.05.
- 15. JEDEC variation.



0.85

0.01

0.01

// 0.10 C REF. 6

0.65


0.20 REF


SIDE VIEW




## 64 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE WITH TOP EXPOSED PAD (QFN-TEP)

#### Rev 0, 6/09





**TOP VIEW** 



(DATUM A OR B) 64 X R 0.40 - 0.25 SECTION "C-C TERMINAL TIP

SEATING PLANE

TYPICAL RECOMMENDED LAND PATTERN

#### NOTES:

Dimensioning & tolerancing conform to ASME Y14.5M-1994.




Dimension b applies to metallized terminal and is measured between 0.15 and 0.30mm from terminal tip.



The pin #1 identifier must be existed on the top surface of the package by using indentation mark or other feature of package body.



Exact shape and size of this feature is optional.



Bilateral coplanarity zone applies to the exposed pad as well as the terminals.



Applied only for terminals.



The shape shown on four corners are not actual I/O.



R, T or S, U applies only for straight tiebar shapes. Any mold flash on the exposed tiebar area shall be allowable.



10. D2, E2 dimensions : Nominal exposed pad size.



## **Revision History**

	CHANGE
DATE	
November 28, 2017	Page 32: Table 21: Change "Not Allowed" in DOUT_# column to "Not Applicable"; add note.
December 14, 2016	Page 62 - Address 114 - Move WE and Int-Pow from D9 and D8 to D10 and D9
January 7, 2016	<ul> <li>Page 8 - No I-Load - change max from VCC - 1.75 to VCC_SV - 1.75.</li> <li>Page 55 - Power Supply Sequence Section - change power supply sequence.</li> </ul>
April 1, 2015	<ul> <li>Change from Intersil to Elevate format</li> <li>Page 8: ROC - Delete PPMU Levels heading and change V-FV to PPMU</li> <li>Pages 15 &amp; 16: DC Elec Specs - Load: Add spec #s to Source and Sink Current Adjust Sections</li> <li>Page 19: DC Elec Specs - Force Current: Add spec #s</li> <li>Page 55: Add Option PCB Layout Section</li> </ul>
June 19, 2014	<ul> <li>Pages 27, 29. 39, 40,43, 49 - correct typos in diagrams</li> <li>Pages 39, 40 - add figure captions</li> <li>Page 46, Table 59: Change SV_# to RT-En*#; change EN*_# to SV_#</li> <li>Page 49: Figures 60 &amp; 61: update diagrams</li> </ul>
February 3, 2014	Page 35: Current Source Enable Section - Add new paragraph after Table 28
December 6, 2013	Page 8: ROC: Change EXT_SENSE and EXT_FORCE from VEE to VCC to VEE to VCC_SV
August 14, 2013	Page 6: Change Pin #8 to N/C     Page 7: Add pin #8 to QFN diagram
July 31, 2013	• Page 15: Spec #14900 Test Conditions, add FS = 32mA.
June 6, 2013	<ul> <li>Page 7: Change Pin #8 from GND to N/C</li> <li>Page 62: Add Solder Profile section</li> </ul>
November 19, 2012	<ul> <li>Page 54, add ESD/EOS Protection section</li> <li>Page 56, add DAC Sample &amp; Hold State Machine section</li> </ul>



## **Ordering Information**

PART NUMBER (NOTE 1)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-free)		
ISL55163CNEZ	ISL55163CNEZ	+25 to +100	64 Lead, 10x10mm TQFP w/top exposed heat slug		
ISL55163CRSZ	ISL55163CRSZ	+25 to +100	64-Lead, 9x9mm QFN w/top exposed heat slug		
ISL55163-LB	Evaluation Board				
ISL55163-SYS	Evaluation Board				

#### NOTE:

 These Elevate Semiconductor Pb-free plastic packaged products employ special Pb-free material sets), molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Elevate Semiconductor Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.



Elevate Semiconductor products are sold by description only. Elevate Semiconductor reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Elevate Semiconductor is believed to be accurate and reliable. However, no responsibility is assumed by Elevate Semiconductor for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Elevate Semiconductor

For information regarding Elevate Semiconductor Corporation and its products, see www.elevatesemi.com

November 28, 2017 69 www.elevatesemi.com