# RENESAS

# DATASHEET

# ISL28138, ISL28238

4.5MHz, Single and Dual Precision Rail-to-Rail Input-Output (RRIO) Op Amps with Very Low Input Bias Current

FN6336 Rev 2.00 February 19, 2008

The ISL28138 and ISL28238 are 4.5MHz low-power single and dual operational amplifiers. The parts are optimized for single supply operation from 2.4V to 5.5V, allowing operation from one lithium cell or two Ni-Cd batteries.

The parts feature an Input Range Enhancement Circuit (IREC) which enables them to maintain CMRR performance for input voltages greater than the positive supply. The input signal is capable of swinging 0.25V above the positive supply and to 100mV below the negative supply with only a slight degradation of the CMRR performance. The output operation is rail-to-rail.

The parts draw minimal supply current (900 $\mu$ A per amplifier) while meeting excellent DC accuracy, AC performance, noise and output drive specifications. The ISL28138 features an enable pin that can be used to turn the device off and reduce the supply current to less than 20 $\mu$ A. Operation is guaranteed over -40°C to +125°C temperature range.

### **Ordering Information**

PART NUMBER (Note)	PART MARKING	PACKAGE (Pb-free)	PKG. DWG. #
ISL28138FHZ-T7*	GABR	6 Ld SOT-23	MDP0038
ISL28138FHZ-T7A*	GABR	6 Ld SOT-23	MDP0038
ISL28138FBZ	28138 FBZ	8 Ld SOIC	MDP0027
ISL28138FBZ-T7*	28138 FBZ	8 Ld SOIC	MDP0027
Coming Soon ISL28238FBZ	28238 FBZ	8 Ld SOIC	MDP0027
Coming Soon ISL28238FBZ-T7*	28238 FBZ	8 Ld SOIC	MDP0027
Coming Soon ISL28238FUZ	8238Z	8 Ld MSOP	MDP0043
Coming Soon ISL28238FUZ-T7*	8238Z	8 Ld MSOP	MDP0043

\*Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.


#### Features


- 4.5MHz gain bandwidth product
- 900µA supply current (per amplifier)
- 300µV maximum offset voltage
- 1pA typical input bias current
- Down to 2.4V single supply voltage range
- Rail-to-rail input and output
- · Output sources and sinks 60mA load current
- Enable pin (ISL28138)
- -40°C to +125°C operation
- Pb-free (RoHS compliant)

#### Applications

- Low-end audio
- 4mA to 20mA current loops
- Medical devices
- Sensor amplifiers
- ADC buffers
- · DAC output amplifiers

#### **Pinouts**







#### Absolute Maximum Ratings (T<sub>A</sub> = +25°C)

Supply Voltage 5.75V
Supply Turn On Voltage Slew Rate 1V/µs
Differential Input Current 5mA
Differential Input Voltage 0.5V
Input Voltage V 0.5V to V+ + 0.5V
ESD Tolerance
Human Body Model3kV
Machine Model

#### **Thermal Information**

Thermal Resistance	θ <sub>JA</sub> (°C/W)
6 Ld SOT-23 Package	230
8 Ld SOIC Package	110
8 Ld MSOP Package	115
Output Short-Circuit Duration	
Ambient Operating Temperature Range40°	C to +125°C
Storage Temperature Range65°	C to +150°C
Operating Junction Temperature	+125°C
Pb-free reflow profilese	e link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

 $\label{eq:constraint} \textbf{Electrical Specifications} \quad \text{V+} = 5\text{V}, \text{V-} = 0\text{V}, \text{V}_{CM} = 2.5\text{V}, \text{R}_{L} = \text{Open}, \text{T}_{A} = +25^{\circ}\text{C} \text{ unless otherwise specified}.$ Boldface limits apply over the operating temperature range, -40°C to +125°C. Temperature data established by characterization.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 1)	ТҮР	MAX (Note 1)	UNIT
V <sub>OS</sub>	Input Offset Voltage	8 Ld SOIC	-300 <b>-650</b>	±6	300 <b>650</b>	μV
		6 Ld SOT-23	-550 <b>-750</b>	±6	550 <b>750</b>	μV
$\frac{\Delta V_{OS}}{\Delta T}$	Input Offset Voltage vs Temperature	8 Ld SOIC		0.6		µV/°C
I <sub>OS</sub>	Input Offset Current	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-35 <b>-80</b>	±5	35 <b>80</b>	pА
Ι <sub>Β</sub>	Input Bias Current	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-30 <b>-80</b>	±1	30 <b>80</b>	pА
CMIR	Common-Mode Voltage Range	Guaranteed by CMRR	0		5	V
CMRR	Common-Mode Rejection Ratio	V <sub>CM</sub> = 0V to 5V	75 <b>70</b>	98		dB
PSRR	Power Supply Rejection Ratio	V <sub>+</sub> = 2.4V to 5.5V	80 <b>75</b>	98		dB
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_{O}$ = 0.5V to 4.5V, $R_{L}$ = 100k $\Omega$ to $V_{CM}$	200 <b>150</b>	580		V/mV
		$V_{O}$ = 0.5V to 4.5V, $R_{L}$ = 1k $\Omega$ to $V_{CM}$		50		V/mV
V <sub>OUT</sub>	Maximum Output Voltage Swing	Output low, $R_L$ = 100k $\Omega$ to V <sub>CM</sub>		3	6 <b>8</b>	mV
		Output low, $R_L = 1k\Omega$ to $V_{CM}$		50	70 <b>110</b>	mV
		Output high, R <sub>L</sub> = 100k $\Omega$ to V <sub>CM</sub>	4.994 <b>4.99</b>	4.998		V
		Output high, $R_L = 1k\Omega$ to $V_{CM}$	4.93 <b>4.89</b>	4.95		V
I <sub>S,ON</sub>	Supply Current, Enabled		0.7 <b>0.4</b>	0.9	1.1 <b>1.4</b>	mA
I <sub>S,OFF</sub>	Supply Current, Disabled (ISL28138)			10	14 <b>16</b>	μA


#### Electrical Specifications

# V+ = 5V, V- = $0V_{CM}$ = 2.5V, R<sub>L</sub> = Open, T<sub>A</sub> = +25°C unless otherwise specified. Boldface limits apply over the operating temperature range, -40°C to +125°C. Temperature data established by characterization. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 1)	ТҮР	MAX (Note 1)	UNIT
I <sub>O</sub> +	Short-Circuit Output Source Current	R <sub>L</sub> = 10Ω	48 <b>45</b>	75		mA
I <sub>O</sub> -	Short-Circuit Output Sink Current	R <sub>L</sub> = 10Ω	50 <b>45</b>	68		mA
V <sub>SUPPLY</sub>	Supply Operating Range	V+ to V-, Guararteed by PSRR	2.4		5.5	V
V <sub>ENH</sub>	EN Pin High Level (ISL28138)		2			V
V <sub>ENL</sub>	EN Pin Low Level(ISL28138)				0.8	V
I <sub>ENH</sub>	EN Pin Input High Curren (ISL28138)	V <sub>EN</sub> = V+		1	1.5 <b>1.6</b>	μA
I <sub>ENL</sub>	EN Pin Input Low Current (ISL28138)	V <sub>EN</sub> = V-		12	25 <b>30</b>	nA
AC SPECIFICA	TONS					
GBW	Gain Bandwidth Product			4.5		MHz
Unity Gain Bandwidth	-3dB Bandwidth	$A_V$ =1, $R_F$ = 0 $\Omega$ , $V_{OUT}$ = 10m $V_{P-P}$ , $R_L$ = 10k $\Omega$ to $V_{CM}$		13		MHz
e <sub>N</sub>	Input Noise Voltage Peak-to-Peak	f = 0.1Hz to 10Hz		2		$\mu V_{P-P}$
	Input Noise Voltage Density	f <sub>O</sub> = 1kHz		26		nVI√Hz
i <sub>N</sub>	Input Noise Current Density	f <sub>O</sub> = 1kHz		0.12		pA/√Hz
CMRR @ 60Hz	Input Common Mode Rejection Ratio	$V_{CM}$ = 1 $V_{P-P}$ , $R_L$ = 10k $\Omega$ to $V_{CM}$		85		dB
PSRR- @ 120Hz	Power Supply Rejection Ratio (V-)	V <sub>+</sub> , V <sub>-</sub> = ±1.2V and ±2.5V, V <sub>SOURCE</sub> = 1V <sub>P-P</sub> , R <sub>L</sub> = 10k $\Omega$ to V <sub>CM</sub>		-82		dB
PSRR+ @ 120Hz	Power Supply Rejection Ratio (V+)	V <sub>+</sub> , V <sub>-</sub> = ±1.2V and ±2.5V V <sub>SOURCE</sub> = 1V <sub>P-P</sub> , R <sub>L</sub> = 10k $\Omega$ to V <sub>CM</sub>		-100		dB
TRANSIENT RE	SPONSE					
SR	Slew Rate			±4.8		V/µs
t <sub>r</sub> , t <sub>f</sub> , Large Signal	Rise Time, 10% to 90%, V <sub>OUT</sub>	A <sub>V</sub> = +2, V <sub>OUT</sub> = $3V_{P-P}$ , R <sub>G</sub> = R <sub>F</sub> = $10k\Omega$ R <sub>L</sub> = $10k\Omega$ to V <sub>CM</sub>		530		ns
	Fall Time, 90% to 10%, V <sub>OUT</sub>	A <sub>V</sub> = +2, V <sub>OUT</sub> = $3V_{P-P}$ , R <sub>G</sub> = R <sub>F</sub> = $10k\Omega$ R <sub>L</sub> = $10k\Omega$ to V <sub>CM</sub>		530		ns
t <sub>r</sub> , t <sub>f</sub> , Small Signal	Rise Time, 10% to 90%, V <sub>OUT</sub>	$A_V$ = +2, $V_{OUT}$ = 10m $V_{P-P}$ , $R_G$ = $R_F$ = $R_L$ = 10k $\Omega$ to $V_{CM}$		50		ns
	Fall Time, 90% to 10%, V <sub>OUT</sub>	$A_V$ = +2, $V_{OUT}$ = 10m $V_{P-P}$ , $R_G$ = $R_F$ = $R_L$ = 10k $\Omega$ to $V_{CM}$		50		ns
t <sub>EN</sub>	Enable to Output Turn-on Delay Time, 10% EN to 10% V <sub>OUT</sub> , (ISL28138)	$V_{\overline{EN}}$ = 5V to 0V, A <sub>V</sub> = +2, R <sub>G</sub> = R <sub>F</sub> = R <sub>L</sub> = 1k to V <sub>CM</sub>		5		μs
	Enable to Output Turn-off Delay Time, 10% EN to 10% V <sub>OUT</sub> , (ISL28138)	$V_{\overline{EN}}$ = 0V to 5V, A <sub>V</sub> = +2, R <sub>G</sub> = R <sub>F</sub> = R <sub>L</sub> = 1k to V <sub>CM</sub>		0.2		μs

NOTE:

1. Parts are 100% tested at +25°C. Temperature limits established by characterization and are not production tested.











FIGURE 2. GAIN vs FREQUENCY vs V<sub>OUT</sub>, R<sub>L</sub> = 1k









0 TITIT H. V<sub>OUT</sub> = 100mV -1 NORMALIZED GAIN (dB V<sub>OUT</sub> = 50mV -2 V<sub>OUT</sub> = 10mV -3 ٦m 1v..... -4 V<sub>OUT</sub> = -5 -6 V+ = 5V R<sub>L</sub> = 100k -7 C<sub>L</sub> = 16.3pF -8 A<sub>V</sub> = +1 -9 10k 1k 100k 1M 10M 100M FREQUENCY (Hz)

FIGURE 4. GAIN vs FREQUENCY vs V<sub>OUT</sub>, R<sub>L</sub> = 100k































FIGURE 13. INPUT CURRENT NOISE DENSITY vs FREQUENCY




FIGURE 14. INPUT VOLTAGE NOISE 0.1Hz to 10Hz




FIGURE 15. LARGE SIGNAL STEP RESPONSE







FIGURE 16. SMALL SIGNAL STEP RESPONSE










INPUT VOLTAGE






FIGURE 21. SUPPLY CURRENT DISABLED vs TEMPERATURE V<sub>+</sub>, V<sub>-</sub> = ±2.5V






FIGURE 23.  $V_{OS}$  (SOT PKG) vs TEMPERATURE  $V_{IN}$  = 0V, V<sub>+</sub>, V<sub>-</sub> = ±2.75V















FIGURE 25.  $V_{OS}$  (SOT PKG) vs TEMPERATURE  $V_{IN}$  = 0V, V<sub>+</sub>, V<sub>2</sub> = ±2.5V











20

TEMPERATURE (°C) FIGURE 28. I<sub>BIAS</sub>- vs TEMPERATURE V<sub>+</sub>, V<sub>-</sub> = ±2.5V

40

80

100

120

60

300


-50

-40

-20

0

RENESAS







FIGURE 31. I<sub>OS</sub> vs TEMPERATURE V<sub>+</sub>, V<sub>-</sub> = ±1.2V








FIGURE 34. CMRR vs TEMPERATURE, V<sub>CM</sub> = +2.5V TO -2.5V, V<sub>+</sub>, V<sub>-</sub> =  $\pm 2.5V$ 




FIGURE 33. A<sub>VOL</sub> vs TEMPERATURE, R<sub>L</sub> = 1k V<sub>+</sub>, V<sub>-</sub> =  $\pm 2.5$ V, V<sub>O</sub> = -2V TO +2V






FIGURE 35. PSRR vs TEMPERATURE, V<sub>+</sub>, V<sub>-</sub> = ±1.2V TO ±2.75V








FIGURE 37. V<sub>OUT</sub> HIGH vs TEMPERATURE R<sub>L</sub> = 100k, V<sub>+</sub>, V<sub>-</sub> =  $\pm 2.5V$ 




FIGURE 38. V<sub>OUT</sub> LOW vs TEMPERATURE R<sub>L</sub> = 1k,  $V_+, V_- = \pm 2.5V$ 






FIGURE 39. V<sub>OUT</sub> LOW vs TEMPERATURE R<sub>L</sub>=100k, V<sub>+</sub>, V<sub>-</sub> =  $\pm$ 2.5V





RENESAS

#### **Pin Descriptions**

ISL28138 (6 Ld SOT-23)	ISL28138 (8 Ld SOIC)	ISL28238 (8 Ld SOIC) (8 Ld MSOP)	PIN NAME	FUNCTION	EQUIVALENT CIRCUIT
	1, 5		NC	Not connected	
4	2	2 (A) 6 (B)	IN- INA INB	inverting input	
3	3	3 (A) 5 (B)	IN+ IN+_A IN+_B	Non-inverting input	(See circuit 1)
2	4	4	V-	Negative supply	V+ C CAPACITIVELY COUPLED ESD CLAMP V- C Circuit 2
1	6	1 (A) 7 (B)	OUT OUT_A OUT_B	Output	V+ ····
6	7	8	V+	Positive supply	(See circuit 2)
5	8		ĒN	Chip enable	EN Circuit 4

# Applications Information

#### Introduction

The ISL28138 and ISL28238 are single and dual channel CMOS rail-to-rail input, output (RRIO) micropower precision operational amplifiers. The parts are designed to operate from single supply (2.4V to 5.5V) or dual supply ( $\pm$ 1.2V to  $\pm$ 2.75V). The parts have an input common mode range that extends 0.25V above the positive rail and 100mV below the the negative supply rail. The output operation can swing within about 3mV of the supply rails with a 100k $\Omega$  load.

#### Rail-to-Rail Input

Many rail-to-rail input stages use two differential input pairs, a long-tail PNP (or PFET) and an NPN (or NFET). Severe penalties have to be paid for this circuit topology. As the input

signal moves from one supply rail to another, the operational amplifier switches from one input pair to the other causing drastic changes in input offset voltage and an undesired change in magnitude and polarity of input offset current.

The ISL28138 and ISL28238 achieve input rail-to-rail operation without sacrificing important precision specifications and degrading distortion performance. The devices' input offset voltage exhibits a smooth behavior throughout the entire common-mode input range. The input bias current versus the common-mode voltage range gives us an undistorted behavior from typically 100mV below the negative rail and 0.25V higher than the V+ rail.

#### Rail-to-Rail Output

A pair of complementary MOS devices are used to achieve the rail-to-rail output swing. The NMOS sinks current to swing the



output in the negative direction. The PMOS sources current to swing the output in the positive direction. The ISL28138 and ISL28238 with a 100k $\Omega$  load will swing to within 3mV of the positive supply rail and within 3mV of the negative supply rail.

#### Results of Over-Driving the Output

Caution should be used when over-driving the output for long periods of time. Over-driving the output can occur in two ways. 1) The input voltage times the gain of the amplifier exceeds the supply voltage by a large value or, 2) the output current required is higher than the output stage can deliver. These conditions can result in a shift in the Input Offset Voltage ( $V_{OS}$ ) as much as  $1\mu$ V/hr. of exposure under these conditions.

#### IN+ and IN- Input Protection

All input terminals have internal ESD protection diodes to both positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. They also contain back-to-back diodes across the input terminals (see "Pin Descriptions" on page 11 - Circuit 1). For applications where the input differential voltage is expected to exceed 0.5V, an external series resistor must be used to ensure the input currents never exceed 5mA (Figure 42).




FIGURE 42. INPUT CURRENT LIMITING

#### Enable/Disable Feature

The ISL28138 offers an EN pin that disables the device when pulled up to at least 2.0V. In the disabled state (output in a high impedance state), the part consumes typically 10µA at room temperature. By disabling the part, multiple ISL28138 parts can be connected together as a MUX. In this configuration, the outputs are tied together in parallel and a channel can be selected by the EN pin. The loading effects of the feedback resistors of the disabled amplifier must be considered when multiple amplifier outputs are connected together. Note that feed through from the IN+ to IN- pins occurs on any Mux Amp disabled channel where the input differential voltage exceeds 0.5V (e.g., active channel  $V_{OUT}$  = 1V, while disabled channel V<sub>IN</sub> = GND), so the mux implementation is best suited for small signal applications. If large signals are required, use series IN+ resistors, or large value R<sub>E</sub>, to keep the feed through current low enough to minimize the impact on the active channel. See "Limitations of the Differential Input Protection" on page 12 for more details. The EN pin also has an internal pull-down. If left open, the EN pin will pull to the negative rail and the device will be enabled by default. When not used, the EN pin should either be left floating or connected directly to the V- pin.

#### Limitations of the Differential Input Protection

If the input differential voltage is expected to exceed 0.5V, an external current limiting resistor must be used to ensure the input current never exceeds 5mA. For non-inverting unity gain applications the current limiting can be via a series IN+ resistor, or via a feedback resistor of appropriate value. For other gain configurations, the series IN+ resistor is the best choice, unless the feedback ( $R_F$ ) and gain setting ( $R_G$ ) resistors are both sufficiently large to limit the input current to 5mA.

Large differential input voltages can arise from several sources:

1) During open loop (comparator) operation. Used this way, the IN+ and IN- voltages don't track, so differentials arise.

2) When the amplifier is disabled but an input signal is still present. An R<sub>L</sub> or R<sub>G</sub> to GND keeps the IN- at GND, while the varying IN+ signal creates a differential voltage. Mux Amp applications are similar, except that the active channel V<sub>OUT</sub> determines the voltage on the IN- terminal.

3) When the slew rate of the input pulse is considerably faster than the op amp's slew rate. If the V<sub>OUT</sub> can't keep up with the IN+ signal, a differential voltage results, and visible distortion occurs on the input and output signals. To avoid this issue, keep the input slew rate below  $4.8V/\mu s$ , or use appropriate current limiting resistors.

Large (>2V) differential input voltages can also cause an increase in disabled  $\ensuremath{\mathsf{I}_{CC}}\xspace.$ 

#### Using Only One Channel

If the application only requires one channel of the ISL28238, the user must configure the unused channel to prevent it from oscillating. The unused channel will oscillate if the input and output pins are floating. This will result in higher than expected supply currents and possible noise injection into the channel being used. The proper way to prevent this oscillation is to short the output to the negative input and ground the positive input (as shown in Figure 43).



FIGURE 43. PREVENTING OSCILLATIONS IN UNUSED CHANNELS



#### Proper Layout Maximizes Performance

To achieve the maximum performance of the high input impedance and low offset voltage, care should be taken in the circuit board layout. The PC board surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board will reduce surface moisture and provide a humidity barrier, reducing parasitic resistance on the board. When input leakage current is a concern, the use of guard rings around the amplifier inputs will further reduce leakage currents. Figure 44 shows a guard ring example for a unity gain amplifier that uses the low impedance amplifier output at the same voltage as the high impedance input to eliminate surface leakage. The guard ring does not need to be a specific width, but it should form a continuous loop around both inputs. For further reduction of leakage currents, components can be mounted to the PC board using Teflon standoff insulators.




FIGURE 44. GUARD RING EXAMPLE FOR UNITY GAIN AMPLIFIER

#### **Current Limiting**

The ISL28138 and ISL28238 have no internal current limiting circuitry. If the output is shorted, it is possible to exceed the Absolute Maximum Rating for output current or power dissipation, potentially resulting in the destruction of the device.

#### **Power Dissipation**

It is possible to exceed the +150°C maximum junction temperatures under certain load and power-supply conditions. It is therefore important to calculate the maximum junction temperature ( $T_{JMAX}$ ) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related in Equation 1:

$$T_{JMAX} = T_{MAX} + (\theta_{JA} x PD_{MAXTOTAL})$$
(EQ. 1)

where:


- P<sub>DMAXTOTAL</sub> is the sum of the maximum power dissipation of each amplifier in the package (PD<sub>MAX</sub>)
- PD<sub>MAX</sub> for each amplifier can be calculated as shown in Equation 2:


$$PD_{MAX} = 2*V_{S} \times I_{SMAX} + (V_{S} - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_{L}}$$
(EQ. 2)


where:

- T<sub>MAX</sub> = Maximum ambient temperature
- θ<sub>JA</sub> = Thermal resistance of the package
- PD<sub>MAX</sub> = Maximum power dissipation of 1 amplifier
- V<sub>S</sub> = Supply voltage (Magnitude of V<sub>+</sub> and V<sub>-</sub>)
- I<sub>MAX</sub> = Maximum supply current of 1 amplifier
- V<sub>OUTMAX</sub> = Maximum output voltage swing of the application
- R<sub>L</sub> = Load resistance

# SOT-23 Package Family







#### **MDP0038**


SOT-23 PACKAGE FAMILY


	MILLIN		
SYMBOL	SOT23-5	SOT23-6	TOLERANCE
A	1.45	1.45	MAX
A1	0.10	0.10	±0.05
A2	1.14	1.14	±0.15
b	0.40	0.40	±0.05
С	0.14	0.14	±0.06
D	2.90	2.90	Basic
E	2.80	2.80	Basic
E1	1.60	1.60	Basic
е	0.95	0.95	Basic
e1	1.90	1.90	Basic
L	0.45	0.45	±0.10
L1	0.60	0.60	Reference
N	5	6	Reference
<u>L</u>	1	1	Rev. F 2/07


#### NOTES:

- 1. Plastic or metal protrusions of 0.25mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25mm maximum per side are not included.
- 3. This dimension is measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 5. Index area Pin #1 I.D. will be located within the indicated zone (SOT23-6 only).
- 6. SOT23-5 version has no center lead (shown as a dashed line).

# Small Outline Package Family (SO)







### MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)

	INCHES								
SYMBOL	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)	TOLERANCE	NOTES
А	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	-
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
Е	0.236	0.236	0.236	0.406	0.406	0.406	0.406	±0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	-
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	-
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	-
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	-
Ν	8	14	16	16	20	24	28	Reference	-


Rev. M 2/07


NOTES:


- 1. Plastic or metal protrusions of 0.006" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994




# Mini SO Package Family (MSOP)









# MDP0043

MINI SO PACKAGE FAMILY

	MILLIMETERS			
SYMBOL	MSOP8	MSOP10	TOLERANCE	NOTES
A	1.10	1.10	Max.	-
A1	0.10	0.10	±0.05	-
A2	0.86	0.86	±0.09	-
b	0.33	0.23	+0.07/-0.08	-
с	0.18	0.18	±0.05	-
D	3.00	3.00	±0.10	1, 3
E	4.90	4.90	±0.15	-
E1	3.00	3.00	±0.10	2, 3
е	0.65	0.50	Basic	-
L	0.55	0.55	±0.15	-
L1	0.95	0.95	Basic	-
N	8	10	Reference	-
			·	Rev. D 2/07

NOTES:

- 1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25mm maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

© Copyright Intersil Americas LLC 2007-2008. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <u>www.intersil.com/en/support/qualandreliability.html</u>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

FN6336 Rev 2.00 February 19, 2008

