

## 128K x 8 HIGH-SPEED CMOS STATIC RAM

**JULY 1996** 

#### **FEATURES**

- High-speed access time: 35, 45, 55, 70 ns
- Low active power: 450 mW (typical)
- Low standby power: 500 μW (typical) CMOS standby
- Output Enable (OE) and two Chip Enable (CE1 and CE2) inputs for ease in applications
- Fully static operation: no clock or refresh required
- · TTL compatible inputs and outputs
- Single 5V (±10%) power supply

#### **DESCRIPTION**


The *ISSI* IS62C1024 is a low power,131,072-word by 8-bit CMOS static RAM. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When  $\overline{\text{CE1}}$  is HIGH or CE2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced by using CMOS input levels.

Easy memory expansion is provided by using two Chip Enable inputs,  $\overline{\text{CE1}}$  and CE2. The active LOW Write Enable ( $\overline{\text{WE}}$ ) controls both writing and reading of the memory.

The IS62C1024 is available in 32-pin 600-mil plastic DIP, 525-mil plastic SOP and TSOP (type 1) packages.

#### FUNCTIONAL BLOCK DIAGRAM




ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1996, Integrated Silicon Solution, Inc.

## PIN CONFIGURATION 32-Pin SOP and DIP

#### 32 VCC NC 1 31 A15 A16 🛮 2 A14 🛮 3 30 CE2 29 WE A12 🗌 4 28 A13 Α7 5 A6 🗌 6 27 🛮 A8 26 🛮 A9 A5 🗌 7 25 A11 A4 🗌 8 24 🗍 ŌE A3 🛮 9 A2 🛮 10 23 A10 22 CE1 A1 🗌 11 A0 🛮 12 21 1/07 20 1 1/06 1/00 ∏ 13 19 1/05 I/O1 **1**4 18 1/04 I/O2 | 15 17 I/O3 GND [ 16

# PIN CONFIGURATION 32-Pin TSOP (Type 1)



### **PIN DESCRIPTIONS**

A0-A16	Address Inputs
CE1	Chip Enable 1 Input
CE2	Chip Enable 2 Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Input/Output
Vcc	Power
GND	Ground

#### **OPERATING RANGE**

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	5V ± 10%
Industrial	−40°C to +85°C	5V ± 10%

### **TRUTH TABLE**

Mode	WE	CE1	CE2	ŌĒ	I/O Operation	Vcc Current
Not Selected	Χ	Н	Χ	Χ	High-Z	ISB1, ISB2
(Power-down)	Χ	Χ	L	Χ	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	Н	High-Z	Icc
Read	Н	L	Н	L	Dout	Icc
Write	L	L	Н	Χ	Din	Icc

### **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-65 to +150	°C
PT	Power Dissipation	1.5	W
Іоит	DC Output Current (LOW)	20	mA

#### Notes:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	6	pF
Соит	Output Capacitance	Vout = 0V	8	pF

#### Notes:

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{CC} = 5.0V$ .

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min., Iон = −1.0 mA		2.4	_	V
Vol	Output LOW Voltage	Vcc = Min., IoL = 2.1 mA			0.4	V
ViH	Input HIGH Voltage			2.2	Vcc + 0.5	V
VIL	Input LOW Voltage(1)			-0.3	0.8	V
I⊔	Input Leakage	GND ≤ Vin ≤ Vcc	Com. Ind.	-5 -10	5 10	μА
ILO	Output Leakage	GND ≤ Vout ≤ Vcc	Com. Ind.	-5 -10	5 10	μΑ

#### Notes:

## POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

Symbol	Parameter	Test Conditions		-35 Min.	ns Max.		ns Max.	-55 Min.	ins Max.	-70 Min.	ns Max.	Unit
Icc	Vcc Dynamic Operating Supply Current	$Vcc = Max., \overline{CE} = VIL$ $Iout = 0 \text{ mA}, f = fmax$	Com. Ind.	_	150 160	_	135 145	_	120 130	_	90 100	mA
ISB1	TTL Standby Current (TTL Inputs)	$\label{eq:Vcc} \begin{split} &Vcc = Max., \\ &V\text{IN} = V\text{IH or VIL, } \overline{CE1} \geq V\text{IH,} \\ &\text{or } CE2 \leq V\text{IL, } f = 0 \end{split}$	Com. Ind.	_	40 60	_	40 60	_	40 60	_	40 60	mA
ISB2	CMOS Standby Current (CMOS Inputs)	$\label{eq:constraints} \begin{split} & \frac{\text{Vcc} = \text{Max.,}}{\text{CE1}} \leq \text{Vcc} - 0.2\text{V,} \\ & \text{CE2} \leq 0.2\text{V, Vin} > \text{Vcc} - 0. \\ & \text{or Vin} \leq 0.2\text{V, } \text{f} = 0 \end{split}$	Com. Ind. 2V,	_	30 40	_	30 40	_	30 40	_	30 40	mA

#### Notes:

<sup>1.</sup>  $V_{IL} = -3.0V$  for pulse width less than 10 ns.

<sup>1.</sup> At  $f = f_{MAX}$ , address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

## READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)


		-3	5	-4	5	-5	5	-70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
<b>t</b> RC	Read Cycle Time	35	_	45	_	55	_	70	_	ns
<b>t</b> AA	Address Access Time	_	35	_	45	_	55	_	70	ns
<b>t</b> oha	Output Hold Time	3	_	3	_	3	_	3	_	ns
tACE1	CE1 Access Time	_	35	_	45	_	55	_	70	ns
tACE2	CE2 Access Time	_	35	_	45	_	55	_	70	ns
<b>t</b> DOE	OE Access Time	_	10	_	20	_	25	_	35	ns
tLZOE <sup>(2)</sup>	OE to Low-Z Output	0	_	0	_	0	_	0	_	ns
thzoe(2)	OE to High-Z Output	0	10	0	15	0	20	0	25	ns
tLZCE1 <sup>(2)</sup>	CE1 to Low-Z Output	3	_	5	_	7	_	10	_	ns
tLZCE2 <sup>(2)</sup>	CE2 to Low-Z Output	3	_	5	_	7	_	10	_	ns
tHZCE <sup>(2)</sup>	CE1 or CE2 to High-Z Output	0	10	0	15	0	20	0	25	ns

#### Notes:

## **AC TEST CONDITIONS**

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	5 ns
Input and Output Timing	1.5V
and Reference Level	
Output Load	See Figures 1a and 1b

## **AC TEST LOADS**




<sup>1.</sup> Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.


<sup>2.</sup> Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

## **AC WAVEFORMS**

## **READ CYCLE NO. 1<sup>(1,2)</sup>**



## READ CYCLE NO. 2<sup>(1,3)</sup>



#### Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE1}$  = V<sub>IL</sub>, CE2 = V<sub>IH</sub>.
- 3. Address is valid prior to or coincident with  $\overline{\text{CE1}}$  LOW and CE2 HIGH transitions.

## WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,3)</sup> (Over Operating Range, Standard and Low Power)


e Cycle Time to Write End	<b>Min.</b> 35	Max.	Min. 45	Max.	Min.	Max.	Min.	Max.	Unit
•		_	45						
to Write End			70	_	55	_	70	_	ns
	25	_	35	_	50	_	60	_	ns
to Write End	25	_	35	_	50	_	60	_	ns
ress Setup Time to Write End	25	_	35	_	45	_	60	_	ns
ress Hold from Write End	0	_	0	_	0	_	0	_	ns
ress Setup Time	0	_	0	_	0	_	0	_	ns
Pulse Width	25	_	35	_	40	_	50	_	ns
Setup to Write End	20	_	25	_	25	_	30	_	ns
a Hold from Write End	0	_	0	_	0	_	0	_	ns
LOW to High-Z Output	_	10	_	15	_	20	_	25	ns
HIGH to Low-Z Output	3	_	5	_	5	_	5	_	ns
r	to Write End ess Setup Time to Write End ess Hold from Write End ess Setup Time Pulse Width Setup to Write End Hold from Write End OW to High-Z Output	to Write End 25 ess Setup Time to Write End 25 ess Hold from Write End 0 ess Setup Time 0 Pulse Width 25 Setup to Write End 20 Hold from Write End 0 OW to High-Z Output —	to Write End 25 — ess Setup Time to Write End 25 — ess Hold from Write End 0 — ess Setup Time 0 — Pulse Width 25 — Setup to Write End 20 — Hold from Write End 0 — COW to High-Z Output — 10	to Write End 25 — 35 ess Setup Time to Write End 25 — 35 ess Hold from Write End 0 — 0 ess Setup Time 0 — 0 Pulse Width 25 — 35 Setup to Write End 20 — 25 Hold from Write End 0 — 0 LOW to High-Z Output — 10 —	to Write End 25 — 35 — ess Setup Time to Write End 25 — 35 — ess Hold from Write End 0 — 0 — ess Setup Time 0 — 0 — ess Setup Time 25 — 35 — Pulse Width 25 — 35 — Setup to Write End 20 — 25 — Hold from Write End 0 — 0 — OW to High-Z Output — 10 — 15	to Write End 25 — 35 — 50 ess Setup Time to Write End 25 — 35 — 45 ess Hold from Write End 0 — 0 — 0 ess Setup Time 0 — 0 — 0 Pulse Width 25 — 35 — 40 Setup to Write End 20 — 25 — 25 Hold from Write End 0 — 0 — 0 OW to High-Z Output — 10 — 15 —	to Write End 25 — 35 — 50 — ess Setup Time to Write End 25 — 35 — 45 — ess Hold from Write End 0 — 0 — 0 — ess Setup Time 0 — 0 — 0 — ess Setup Time 0 — 0 — 0 — ess Setup Time 0 — 0 — 0 — ess Setup Time 0 — 0 — 0 — ess Setup Time 0 — 0 — 0 — ess Setup Time 0 — 0 — 0 — ess Setup Time 0 — 15 — 20	to Write End 25 — 35 — 50 — 60 ess Setup Time to Write End 25 — 35 — 45 — 60 ess Hold from Write End 0 — 0 — 0 — 0 ess Setup Time 0 — 0 — 0 — 0 Pulse Width 25 — 35 — 40 — 50 Setup to Write End 20 — 25 — 25 — 30 Hold from Write End 0 — 0 — 0 — 0 LOW to High-Z Output — 10 — 15 — 20 —	to Write End 25 — 35 — 50 — 60 — ess Setup Time to Write End 25 — 35 — 45 — 60 — ess Hold from Write End 0 — 0 — 0 — 0 — ess Setup Time 0 — 0 — 0 — 0 — Pulse Width 25 — 35 — 40 — 50 — Setup to Write End 20 — 25 — 25 — 30 — Hold from Write End 0 — 0 — 0 — 0 —

#### Notes:


- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
- 2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 4. Tested with OE HIGH.

#### **AC WAVEFORMS**

## WRITE CYCLE NO. 1 (WE Controlled)(1,2)



## WRITE CYCLE NO. 2 (CE1, CE2 Controlled)(1,2)



#### Notes:

- 1. The internal write time is defined by the overlap of  $\overline{\text{CE1}}$  LOW, CE2 HIGH and  $\overline{\text{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if  $\overline{OE} = V_{IH}$ .

# ORDERING INFORMATION Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
35	IS62C1024-35W	600-mil Plastic DIP
35	IS62C1024-35Q	525-mil Plastic SOP
35	IS62C1024-35T	TSOP, Type 1
45	IS62C1024-45W	600-mil Plastic DIP
45	IS62C1024-45Q	525-mil Plastic SOP
45	IS62C1024-45T	TSOP, Type 1
55	IS62C1024-55W	600-mil Plastic DIP
55	IS62C1024-55Q	525-mil Plastic SOP
55	IS62C1024-55T	TSOP, Type 1
70	IS62C1024-70W	600-mil Plastic DIP
70	IS62C1024-70Q	525-mil Plastic SOP
70	IS62C1024-70T	TSOP, Type 1

# ORDERING INFORMATION Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
35	IS62C1024-35WI	600-mil Plastic DIP
35	IS62C1024-35QI	525-mil Plastic SOP
35	IS62C1024-35TI	TSOP, Type 1
45	IS62C1024-45WI	600-mil Plastic DIP
45	IS62C1024-45QI	525-mil Plastic SOP
45	IS62C1024-45TI	TSOP, Type 1
55	IS62C1024-55WI	600-mil Plastic DIP
55	IS62C1024-55QI	525-mil Plastic SOP
55	IS62C1024-55TI	TSOP, Type 1
70	IS62C1024-70WI	600-mil Plastic DIP
70	IS62C1024-70QI	525-mil Plastic SOP
70	IS62C1024-70TI	TSOP, Type 1

#### NOTICE

Integrated Silicon Solution, Inc., reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. Integrated Silicon Solution, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, Integrated Silicon Solution, Inc. shall not be liable for any damages arising as a result of any error or omission.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of Integrated Silicon Solution, Inc. is adequately protected under the circumstances.

Copyright 1996 Integrated Silicon Solution, Inc.

Reproduction in whole or in part, without the prior written consent of Integrated Silicon Solution, Inc., is prohibited.



## Integrated Silicon Solution, Inc.

680 Almanor Avenue Sunnyvale, CA 94086 Tel: (408) 733-4774 Fax: (408) 245-4774 800-379-4774 http://www.issiusa.com