

# 512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM

## ADVANCED INFORMATION JULY 2005

#### **FEATURES**

Clock frequency: 135, 100, 83 MHz

Power Supply: 1.8V

- Fully synchronous; all signals referenced to a positive clock edge
- Two banks can be operated simultaneously and independently
- Dual internal bank controlled by A11 (bank select)
- Programmable burst length (1, 2, 4, 8, full page)
- Programmable burst sequence: Sequential/ Interleave
- · Programmable full and half drive strength
- Programmable CAS latency (2, 3 clocks)
- 2048 refresh cycles every 32 ms
- Random column address every clock cycle
- Burst read/write and burst read/single write operations capability
- · Byte controlled by LDQM and UDQM
- · Auto Refresh and Self Refresh modes
- · Partial Array Self-Refresh
- Power Down and Deep Power Down
- Lead-free package options

#### **DESCRIPTION**

ISSI's 16Mb Synchronous DRAM IS42VS16100D is organized as a 524,288-word x 16-bit x 2-bank for improved performance. The synchronous DRAMs achieve high-speed data transfer using pipeline architecture. All inputs and outputs signals refer to the rising edge of the clock input.


#### **KEY TIMING PARAMETERS**

| Parameter              | -7.5 | -10 | Unit |
|------------------------|------|-----|------|
| Clock Cycle Time       |      |     |      |
| CAS Latency = 3        | 7.4  | 10  | ns   |
| CAS Latency = 2        | 10   | 12  | ns   |
| Clock Frequency        |      |     |      |
| CAS Latency = 3        | 133  | 100 | MHz  |
| CAS Latency = 2        | 100  | 83  | MHz  |
| Access Time from Clock |      |     |      |
| CAS Latency = 3        | 6    | 7   | ns   |
| CAS Latency = 2        | 8    | 8   | ns   |

Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.



## PIN CONFIGURATIONS 50-Pin TSOP (Type II)



#### PIN DESCRIPTIONS

| A0-A11      | Address Input              |
|-------------|----------------------------|
| A0-A10      | Row Address Input          |
| A11         | Bank Select Address        |
| A0-A7       | Column Address Input       |
| DQ0 to DQ15 | Data DQ                    |
| CLK         | System Clock Input         |
| CKE         | Clock Enable               |
| CS          | Chip Select                |
| RAS         | Row Address Strobe Command |

| CAS  | Column Address Strobe Command |
|------|-------------------------------|
| WE   | Write Enable                  |
| LDQM | Lower Bye, Input/Output Mask  |
| UDQM | Upper Bye, Input/Output Mask  |
| VDD  | Power                         |
| GND  | Ground                        |
| VDDQ | Power Supply for DQ Pin       |
| GNDQ | Ground for DQ Pin             |
| NC   | No Connection                 |




## **PIN FUNCTIONS**

| Pin No.                               | Symbol        | Туре             | Function (In Detail)   |
|---------------------------------------|---------------|------------------|--|
| 20 to 24<br>27 to 32                  | A0-A10        | Input Pin        | A0 to A10 are address inputs. A0-A10 are used as row address inputs during active command input and A0-A7 as column address inputs during read or write command input. A10 is also used to determine the precharge mode during other commands. If A10 is LOW during precharge command, the bank selected by A11 is precharged, but if A10 is HIGH, both banks will be precharged. When A10 is HIGH in read or write command cycle, the precharge starts automatically after the burst access. These signals become part of the OP CODE during mode register set command input.                                       |
| 19                                    | A11           | Input Pin        | A11 is the bank selection signal. When A11 is LOW, bank 0 is selected and when high, bank 1 is selected. This signal becomes part of the OP CODE during mode register set command input.   |
| 16                                    | CAS           | Input Pin        | $\overline{\text{CAS}}$ , in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{WE}}$ , forms the device command. See the "Command Truth Table" item for details on device commands.  |
| 34                                    | CKE           | Input Pin        | The CKE input determines whether the CLK input is enabled within the device. When is CKE HIGH, the next rising edge of the CLK signal will be valid, and when LOW, invalid. When CKE is LOW, the device will be in either the power-down mode, the clock suspend mode, or the self refresh mode. The CKE is an asynchronous input.   |
| 35                                    | CLK           | Input Pin        | CLK is the master clock input for this device. Except for CKE, all inputs to this device are acquired in synchronization with the rising edge of this pin.   |
| 18                                    | <u>cs</u>     | Input Pin        | The $\overline{\text{CS}}$ input determines whether command input is enabled within the device. Command input is enabled when $\overline{\text{CS}}$ is LOW, and disabled with $\overline{\text{CS}}$ is HIGH. The device remains in the previous state when $\overline{\text{CS}}$ is HIGH.   |
| 2, 3, 5, 6, 8, 9, 11                  | DQ0 to        | DQ Pin           | DQ0 to DQ15 are DQ pins. DQ through these pins can be controlled in byte units   |
| 12, 39, 40, 42, 43,<br>45, 46, 48, 49 | DQ15          |                  | using the LDQM and UDQM pins.  |
| 14, 36                                | LDQM,<br>UDQM | Input Pin        | LDQM and UDQM control the lower and upper bytes of the DQ buffers. In read mode, LDQM and UDQM control the output buffer. When LDQM or UDQM is LOW, the corresponding buffer byte is enabled, and when HIGH, disabled. The outputs go to the HIGH impedance state when LDQM/UDQM is HIGH. This function corresponds to $\overline{OE}$ in conventional DRAMs. In write mode, LDQM and UDQM control the input buffer. When LDQM or UDQM is LOW, the corresponding buffer byte is enabled, and data can be written to the device. When LDQM or UDQM is HIGH, input data is masked and cannot be written to the device. |
| 17                                    | RAS           | Input Pin        | <b>RAS</b> , in conjunction with <b>CAS</b> and <b>WE</b> , forms the device command. See the "Command Truth Table" item for details on device commands.   |
| 15                                    | WE            | Input Pin        | WE, in conjunction with RAS and CAS, forms the device command. See the "Command Truth Table" item for details on device commands.  |
| 7, 13, 38, 44                         | VDDQ          | Power Supply Pin | VDDQ is the output buffer power supply.  |
| 1, 25                                 | VDD           | Power Supply Pin | VDD is the device internal power supply.   |
| 4, 10, 41, 47                         | GNDQ          | Power Supply Pin | GNDQ is the output buffer ground.  |
| 26, 50                                | GND           | Power Supply Pin | GND is the device internal ground.   |



#### **FUNCTIONAL BLOCK DIAGRAM**





#### ABSOLUTE MAXIMUM RATINGS(1)

www.DataSheet4U.com

| Symbol   | Parameters                          |             | Rating                 | Unit |
|----------|-------------------------------------|-------------|------------------------|------|
| VDD MAX  | Maximum Supply Voltage              |             | -0.5 to +2.6           | V    |
| VDDQ MAX | Maximum Supply Voltage for Output B | uffer       | -0.5 to +2.6           | V    |
| VIN      | Input Voltage                       |             | -0.5 to +2.6           | V    |
| PD MAX   | Allowable Power Dissipation         |             | 1                      | W    |
| Ics      | Output Shorted Current              |             | 50                     | mA   |
| TOPR     | - p                                 | Com<br>Ext. | 0 to +70<br>-25 to +85 | °C   |
| Тѕтс     | Storage Temperature                 |             | -55 to +150            | °C   |

#### DC RECOMMENDED OPERATING CONDITIONS(2)

Commercial ( $T_A = 0$ °C to +70°C), Extended ( $T_A = -25$ °C to +85°C)

| Symbol    | Parameter             | Min.       | Тур. | Max.       | Unit |  |
|-----------|-----------------------|------------|------|------------|------|--|
| VDD, VDDQ | Supply Voltage        | 1.7        | 1.8  | 1.9        | V    |  |
| ViH       | Input High Voltage(3) | 0.8 x VDDQ | _    | VDDQ + 0.3 | V    |  |
| VIL       | Input Low Voltage(4)  | -0.3       | _    | +0.3       | V    |  |

## CAPACITANCE CHARACTERISTICS(1,2) (VDD = 1.8V, TA = +25°C, f = 1 MHz)

| Symbol | Parameter  | Min. | Max. | Unit |
|--------|--|------|------|------|
| Cin1   | Input Capacitance: CLK   | 2.5  | 4.0  | pF   |
| CIN2   | Input Capacitance: (A0-A11, CKE, CS, RAS, CAS, WE, LDQM, UDQM) | 2.5  | 5.0  | pF   |
| CI/O   | Data Input/Output Capacitance: DQ0-DQ15                        | 4.0  | 6.5  | pF   |

- 2. All voltages are referenced to Vss.
- 3. Vih (max) = 2.2V with a pulse width  $\leq$  3 ns.
- 4.  $V_{IL}$  (min) = -1.0V with a pulse width  $\leq 3$  ns.

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This
is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.



## DC ELECTRICAL CHARACTERISTICS (Recommended Operation Conditions unless otherwise noted.) Continued on next page.

| Symbol | Parameter                    | <b>Test Condition</b>  | Min.       | Max. | Unit |
|--------|------------------------------|--|------------|------|------|
| lıL    | Input Leakage Current        | $0V \le V_{IN} \le V_{DD}$ , with pins other than the tested pin at $0V$ | -1.0       | 1.0  | μA   |
| lol    | Output Leakage Current       | Output is disabled, 0V ≤ Vouт ≤ Vdd                                      | -1.5       | 1.5  | μA   |
| Vон    | Output High Voltage Level(1) | Iон = −0.1 mA  | 0.9 x Vddq | _    | V    |
| Vol    | Output Low Voltage Level(1)  | IoL = 0.1 mA   | _          | 0.2  | V    |



## DC ELECTRICAL CHARACTERISTICS (Recommended Operation Conditions unless otherwise noted.)

| Symbol | Parameter   | <b>Test Condition</b>                                   |   | Speed       | Min. | Max.     | Unit     |
|--------|---|---|---|-------------|------|----------|----------|
| ICC1   | Operating Current <sup>(1,2)</sup>                                | One Bank Operati<br>Burst Length=1                      | on, CAS Latency = 3                       | -7.5<br>-10 | _    | 45<br>35 | mA<br>mA |
|        |   | trc≥trc (min.)<br>lout = 0mA                            | CAS Latency = 2                           | -7.5<br>-10 | _    | 50<br>40 | mA       |
| ICC2P  | Precharge Standby Current (In Power-Down Mode)                    | CKE ≤ VIL (MAX)   | tck = 10 ns                               | _           | _    | 0.3      | mA       |
| ICC2PS | Precharge Standby Current (In Power-Down Mode)                    | CKE ≤ VIL (MAX)<br>CLK ≤ VIL (MAX)                      | tcк = ∞                                   | _           | _    | 0.3      | mA       |
| ICC2N  | Active Standby Current <sup>(3)</sup><br>(In Non Power-Down Mode) | $\frac{CKE \geq ViH\;(MIN)}{CS} \geq ViH\;(MIN),$       | tck = 10 ns                               | _           | _    | 6        | mA       |
| ICC2NS | Active Standby Current (In Non Power-Down Mode)                   | CKE ≥ VIH (MIN)<br>Inputs are stable                    | tck = ∞                                   | _           | _    | 2        | mA       |
| ІССЗР  | Active Standby Current<br>(In Non Power-Down Mode)                | CKE ≤ VIL (MAX)   | tck = 10 ns                               | _           | _    | 6        | mA       |
| ICC3PS | Active Standby Current<br>(In Non Power-Down Mode)                | CKE ≤ VIL (MAX)<br>CLK ≤ VIL (MAX)                      | tcκ = ∞                                   | _           | _    | 5        | mA       |
| Іссзи  | Active Standby Current <sup>(3)</sup><br>(In Non Power-Down Mode) | $\frac{CKE \ge Vih \; (MIN)}{CS} \ge Vih \; (MIN)$      | tcк = 10 ns                               | _           | _    | 12       | mA       |
| ICC3NS | Active Standby Current (In Non Power-Down Mode)                   | CKE ≥ VIH (MIN)<br>CLK ≤ VIL (MAX)<br>Inputs are stable | tcκ = ∞                                   | _           | _    | 10       | mA       |
| ICC4   | Operating Current   | tck = tck (MIN)   | CAS latency = 2, 3                        | -7.5        | _    | 60       | mA       |
|        | (In Burst Mode)(1,3)  | IOUT = 0mA  |   | -10         |      | 50       | mΑ       |
|        |   | Page Burst<br>Both Banks active                         | ated                                      |             |      |          |          |
| ICC5   | Auto-Refresh Current  | trc = trc (MIN)   | CAS latency = 2, 3                        | -7.5        | _    | 40       | mΑ       |
|        |   |   |   | -10         | _    | 40       | mA       |
| Icc6   | Self-Refresh Current  | _   | PASR = Full, T <sub>A</sub> ≤ +40°C       |             |      | 110      | μΑ       |
|        |   | _   | PASR = 1 Bank, TA ≤ +40°C                 | _           | _    | 85       | μΑ       |
|        |   |   | PASR = $1/2$ Bank, $T_A \le +40^{\circ}C$ | _           | _    | 65       | μΑ       |
|        |   |   | PASR = $1/4$ Bank, $T_A \le +40^{\circ}C$ | _           | _    | 60       | μΑ       |
|        |   |   | PASR = Full, T <sub>A</sub> ≤ +85°C       | _           |      | 260      | μΑ       |
|        |   |   | PASR = 1 Bank, $T_A \le +85^{\circ}C$     | _           | _    | 180      | μΑ       |
|        |   | <u>_</u> F  | PASR = $1/2$ Bank, $T_A \le +85$ °C       | _           | _    | 130      | μΑ       |
|        |   |   | PASR = $1/4$ Bank, $T_A \le +85^{\circ}C$ | _           | _    | 95       | μΑ       |
| ICC7   | Deep Power Down Current   | CKE ≤ 0.2V  |   | _           | _    | 10       | μΑ       |

<sup>1.</sup> These are the values at the minimum cycle time. Since the currents are transient, these values decrease as the cycle time increases. Also note that a bypass capacitor of at least 0.01 µF should be inserted between VDD and Vss for each memory chip to suppress power supply voltage noise (voltage drops) due to these transient currents.

<sup>2.</sup> lcc1 and lcc4 depend on the output load. The maximum values for lcc1 and lcc4 are obtained with the output open state.

<sup>3.</sup> Inputs changed once every two clocks.



## AC CHARACTERISTICS(1,2,3)

|              |  | -7.     | .5      | -1      | 10      |       |
|--------------|--|---------|---------|---------|---------|-------|
| Symbol       | Parameter  | Min.    | Max.    | Min.    | Max.    | Units |
| tck3         | Clock Cycle Time   | 7.4     | _       | 10      | _       | ns    |
| tck2         | CAS Latency = 2  | 10      | _       | 12      |         | ns    |
| tac3         | Access Time From CLK <sup>(4)</sup> CAS Latency = 3  | _       | 6       | _       | 7       | ns    |
| tac2         | CAS Latency = 2  | _       | 8       |         | 8       | ns    |
| tchi         | CLK HIGH Level Width   | 2.5     | _       | 3       | _       | ns    |
| tcL          | CLK LOW Level Width  | 2.5     | _       | 3       |         | ns    |
| toн3         | Output Data Hold Time  | 2       | _       | 2       | _       | ns    |
| toH2         | CAS Latency = 2  | 2       |         | 2       |         | ns    |
| tız          | Output LOW Impedance Time  | 0       | _       | 0       |         | ns    |
| tHz3         | Output HIGH Impedance Time <sub>(5)</sub> CAS Latency = 3  | _       | 6       | _       | 7       | ns    |
| tHz2         | CAS Latency = 2  |         | 8       |         | 8       | ns    |
| tos          | Input Data Setup Time  | 2       |         | 2       |         | ns    |
| toh          | Input Data Hold Time   | 1       | _       | 1       |         | ns    |
| tas          | Address Setup Time   | 2       | _       | 2       |         | ns    |
| <b>t</b> ah  | Address Hold Time  | 1       | _       | 1       | _       | ns    |
| tcks         | CKE Setup Time   | 1.5     | _       | 2.5     | _       | ns    |
| tскн         | CKE Hold Time  | 1       | _       | 1       | _       | ns    |
| tcka         | CKE to CLK Recovery Delay Time   | 1CLK+3  | 3 —     | 1CLK+3  | · –     | ns    |
| tcs          | Command Setup Time (CS, RAS, CAS, WE, DQM)   | 1.5     | _       | 2       | _       | ns    |
| tсн          | Command Hold Time ( $\overline{\text{CS}}$ , $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , DQM) | 1       | _       | 1       | _       | ns    |
| trc          | Command Period (REF to REF / ACT to ACT)   | 72      | _       | 94      | _       | ns    |
| tras         | Command Period (ACT to PRE)  | 45      | 100,000 | 50      | 100,000 | ns    |
| trp          | Command Period (PRE to ACT)  | 19      | _       | 24      | _       | ns    |
| trcd         | Active Command To Read / Write Command Delay Time  | 19      | _       | 24      | _       | ns    |
| <b>t</b> rrd | Command Period (ACT [0] to ACT[1])   | 14      | _       | 18      | _       | ns    |
| tDPL3        | Input Data To Precharge  Command Delay time  CAS Latency = 3   | 2CLK    | _       | 2CLK    | _       | ns    |
| tDPL2        | CAS Latency = 2  | 2CLK    | _       | 2CLK    | _       | ns    |
| tdal3        | Input Data To Active / Refresh   | 2CLK+tR |         | 2CLK+tR | Р —     | ns    |
| tDAL2        | CAS Latency = 2  | 2CLK+tr | P —     | 2CLK+tR | Р —     | ns    |
| tr           | Transition Time  | 0.5     | 5       | 0.5     | 5       | ns    |
| tref         | Refresh Cycle Time (2048)  |         | 32      | _       | 32      | ms    |

- 1. The power-on sequence must be executed before starting memory operation.
- 2. Measured with  $t_T = 0.5$  ns.
- 3. The reference level is 0.9V when measuring input signal timing. Rise and fall times are measured between VIH (min.) and VIL (max.).
  4. Access time is measured at 0.9V with the load shown in the figure below.
- 5. The time thz (max.) is defined as the time required for the output voltage to become high impedance.





## **OPERATING FREQUENCY / LATENCY RELATIONSHIPS**

www.DataSheet4U.com

| SYMBOL       | PARAMETER   |                 | -7.5 | -7.5/-10 | -10 | UNITS |
|--------------|---|-----------------|------|----------|-----|-------|
|              | Clock Cycle Time  |                 | 7.4  | 10       | 12  | ns    |
| _            | Operating Frequency   |                 | 135  | 100      | 83  | MHz   |
| tcac         | CAS Latency   |                 | 3    | 2/3      | 2   | cycle |
| trcd         | Active Command To Read/Write Command Delay Time                         |                 | 3    | 3        | 2   | cycle |
| trac         | RAS Latency (trcd + tcac)   |                 | 6    | 6        | 4   | cycle |
| trc          | Command Period (REF to REF / ACT to ACT)                                |                 | 10   | 10       | 8   | cycle |
| tras         | Command Period (ACT to PRE)   |                 | 6    | 5        | 5   | cycle |
| <b>t</b> RP  | Command Period (PRE to ACT)   |                 | 3    | 3        | 2   | cycle |
| trrd         | Command Period (ACT[0] to ACT [1])                                      |                 | 2    | 2        | 2   | cycle |
| tccd         | Column Command Delay Time<br>(READ, READA, WRIT, WRITA)                 |                 | 1    | 1        | 1   | cycle |
| topl         | Input Data To Precharge Command Delay Time                              |                 | 2    | 2        | 2   | cycle |
| <b>t</b> DAL | Input Data To Active/Refresh Command Delay Time (During Auto-Precharge) |                 | 5    | 5        | 4   | cycle |
| trbd         | Burst Stop Command To Output in HIGH-Z Delay Time                       |                 | 3    | 3        | _   | cycle |
|              | (Read)  | CAS Latency = 2 | _    | 2        | 2   |       |
| twbd         | Burst Stop Command To Input in Invalid Delay Time (Write)               |                 | 0    | 0        | 0   | cycle |
| trqL         | Precharge Command To Output in HIGH-Z Delay Time                        | CAS Latency = 3 | 3    | 3        | _   | cycle |
|              | (Read)  | CAS Latency = 2 |      | 2        | 2   |       |
| twdl         | Precharge Command To Input in Invalid Delay Time (Write)                |                 | 0    | 0        | 0   | cycle |
| <b>t</b> PQL | Last Output To Auto-Precharge Start Time (Read)                         | CAS Latency = 3 | -2   | -2       | _   | cycle |
|              |   | CAS Latency = 2 | _    | -1       | -1  |       |
| tqmd         | DQM To Output Delay Time (Read)   |                 | 2    | 2        | 2   | cycle |
| tomo         | DQM To Input Delay Time (Write)   |                 | 0    | 0        | 0   | cycle |
| tmrd         | Mode Register Set To Command Delay Time                                 |                 | 2    | 2        | 2   | cycle |


## AC TEST CONDITIONS (Input/Output Reference Level: 0.9V)







#### **COMMANDS**




#### Notes:

1. A8-A9 = Don't Care.




## **COMMANDS** (cont.)





**COMMANDS** (cont.)

www.DataSheet4U.com



#### Mode Register Set Command

 $(\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE} = LOW)$ 

The IS42VS16100D product incorporates a register that defines the device operating mode. This command functions as a data input pin that loads this register from the pins A0 to A11. When power is first applied, the stipulated power-on sequence should be executed and then the IS42VS16100D should be initialized by executing a mode register set command.

Note that the mode register set command can be executed only when both banks are in the idle state (i.e. deactivated).

Another command cannot be executed after a mode register set command until after the passage of the period tMCD, which is the period required for mode register set command execution.

#### **Active Command**

 $(\overline{CS}, \overline{RAS} = LOW, \overline{CAS}, \overline{WE} = HIGH)$ 

The IS42VS16100D includes two banks of 4096 rows each. This command selects one of the two banks according to the A11 pin and activates the row selected by the pins A0 to A10.

This command corresponds to the fall of the **RAS** signal from HIGH to LOW in conventional DRAMs.

#### **Precharge Command**

 $(\overline{CS}, \overline{RAS}, \overline{WE} = LOW, \overline{CAS} = HIGH)$ 

This command starts precharging the bank selected by pins A10 and A11. When A10 is HIGH, both banks are precharged at the same time. When A10 is LOW, the bank selected by A11 is precharged. After executing this command, the next command for the selected bank(s) is executed after passage of the period trap, which is the period required for bank precharging.

This command corresponds to the **RAS** signal from LOW to HIGH in conventional DRAMs

#### **Read Command**

 $(\overline{CS}, \overline{CAS} = LOW, \overline{RAS}, \overline{WE} = HIGH)$ 

This command selects the bank specified by the A11 pin and starts a burst read operation at the start address specified by pins A0 to A7. Data is output following **CAS** latency.

The selected bank must be activated before executing this command.

When the A10 pin is HIGH, this command functions as a read with auto-precharge command. After the burst read completes, the bank selected by pin A11 is precharged. When the A10 pin is LOW, the bank selected by the A11 pin remains in the activated state after the burst read completes.

#### **Write Command**

 $(\overline{CS}, \overline{CAS}, \overline{WE} = LOW, \overline{RAS} = HIGH)$ 

When burst write mode has been selected with the mode register set command, this command selects the bank specified by the A11 pin and starts a burst write operation at the start address specified by pins A0 to A7. This first data must be input to the DQ pins in the cycle in which this command.

The selected bank must be activated before executing this command.

When A10 pin is HIGH, this command functions as a write with auto-precharge command. After the burst write completes, the bank selected by pin A11 is precharged. When the A10 pin is low, the bank selected by the A11 pin remains in the activated state after the burst write completes.

After the input of the last burst write data, the application must wait for the write recovery period (tdpl, tdal) to elapse according to  $\overline{\text{CAS}}$  latency.

#### **Auto-Refresh Command**

(CS, RAS, CAS = LOW, WE, CKE = HIGH)

This command executes the auto-refresh operation. The row address and bank to be refreshed are automatically generated during this operation.

Both banks must be placed in the idle state before executing this command.

The stipulated period (tRC) is required for a single refresh operation, and no other commands can be executed during this period.

The device goes to the idle state after the internal refresh operation completes.

This command must be executed at least 2048 times every 32 ms.

This command corresponds to CBR auto-refresh in conventional DRAMs.

#### **Self-Refresh Command**

(CS, RAS, CAS, CKE = LOW, WE = HIGH)

This command executes the self-refresh operation. The row address to be refreshed, the bank, and the refresh interval are generated automatically internally during this operation. The self-refresh operation is started by dropping the CKE pin from HIGH to LOW. The self-refresh operation continues as long as the CKE pin remains LOW and there is no need for external control of any other pins. The self-refresh operation is terminated by raising the CKE pin from LOW to HIGH. The next command cannot be executed until the device internal recovery period (tRC) has elapsed. After the self-refresh, since it is impossible to determine the address of the last row to be refreshed, an auto-refresh should immediately be performed for all addresses (2048 cycles).

Both banks must be placed in the idle state before executing this command.

## **Burst Stop Command**

 $(\overline{CS}, \overline{WE}, = LOW, \overline{RAS}, \overline{CAS} = HIGH)$ 

The command forcibly terminates burst read and write operations. When this command is executed during a burst read operation, data output stops after the CAS latency period has elapsed.

#### **No Operation**

(CS. = LOW, RAS, CAS, WE = HIGH)

This command has no effect on the device.

#### **Device Deselect Command**

 $(\overline{CS} = HIGH)$ 

This command does not select the device for an object of operation. In other words, it performs no operation with respect to the device.

#### **Deep Power-Down Command**

(CKE = LOW)

Both banks must be idle (inactive) state prior to entering Deep Power Down. Power consumption is reduced to the absolute minimum. However, all data is lost in this mode. To exit Deep Power Down, CKE must go high, and the Power On and Initialization procedure must be followed.

#### **Power-Down Command**

(CKE = LOW. CS = HIGH)

When both banks are in the idle (inactive) state, or when at least one of the banks is not in the idle (inactive) state, this command can be used to suppress device power dissipation by reducing device internal operations to the minimal level in order to retain data content. Power-down mode is started by dropping the CKE pin from HIGH to LOW, while satisfying the other command input conditions (see CKE Truth Table). Power-down mode continues as long as the CKE pin is held low. All pins other than the CKE pin are invalid and none of the other commands can be executed in this mode. The power-down operation is terminated by raising the CKE pin from LOW to HIGH. The next command cannot be executed until the recovery period (tcka) has elapsed.

Since this command differs from the self-refresh command described above in that the refresh operation is not performed automatically internally, the refresh operation must be performed within the refresh period (tref). Thus the maximum time that power-down mode can be held is just under the refresh cycle time.

### Clock Suspend

(CKE = LOW)

This command can be used to stop the device internal clock temporarily during a read or write cycle. Clock suspend mode is started by dropping the CKE pin from HIGH to LOW. Clock suspend mode continues as long as the CKE pin is held LOW. All input pins other than the CKE pin are invalid and none of the other commands can be executed in this mode. Also note that the device internal state is maintained. Clock suspend mode is terminated by raising the CKE pin from LOW to HIGH, at which point device operation restarts. The next command cannot be executed until the recovery period (tcka) has elapsed.

Since this command differs from the self-refresh command described above in that the refresh operation is not performed automatically internally, the refresh operation must be performed within the refresh period (tref). Thus the maximum time that clock suspend mode can be held is just under the refresh cycle time.



## **COMMAND TRUTH TABLE**(1,2)

www.DataSheet4U.

|        |   | C   | KE |           |     |     |    |     |     |       |            |        |
|--------|---|-----|----|-----------|-----|-----|----|-----|-----|-------|------------|--------|
| Symbol | Command                                 | n-1 | n  | <u>CS</u> | RAS | CAS | WE | DQM | A11 | A10   | A9-A0      | I/On   |
| (E)MRS | (Extended) Mode Register Set(3,4)       | Н   | Χ  | L         | L   | L   | L  | Χ   | 0   | P COI | DE         | X      |
| REF    | Auto-Refresh <sup>(5)</sup>             | Н   | Н  | L         | L   | L   | Н  | Χ   | Χ   | Χ     | Х          | HIGH-Z |
| SREF   | Self-Refresh <sup>(5,6)</sup>           | Н   | L  | L         | L   | L   | Н  | Χ   | Χ   | Χ     | Х          | HIGH-Z |
| PRE    | Precharge Selected Bank                 | Н   | Χ  | L         | L   | Н   | L  | Χ   | BS  | L     | Χ          | X      |
| PALL   | Precharge Both Banks                    | Н   | Χ  | L         | L   | Н   | L  | Χ   | Χ   | Н     | Х          | X      |
| ACT    | Bank Activate <sup>(7)</sup>            | Н   | Χ  | L         | L   | Н   | Н  | Χ   | BS  | Row   | Row        | X      |
| WRIT   | Write                                   | Н   | Χ  | L         | Н   | L   | L  | Χ   | BS  | L     | Column(18) | ) X    |
| WRITA  | Write With Auto-Precharge(8)            | Н   | Χ  | L         | Н   | L   | L  | Χ   | BS  | Н     | Column(18) | ) X    |
| READ   | Read <sup>(8)</sup>                     | Н   | Х  | L         | Н   | L   | Н  | Χ   | BS  | L     | Column(18) | ) X    |
| READA  | Read With Auto-Precharge <sup>(8)</sup> | Н   | Χ  | L         | Н   | L   | Н  | Х   | BS  | Н     | Column(18  | 3) X   |
| BST    | Burst Stop <sup>(9)</sup>               | Н   | Χ  | L         | Н   | Н   | L  | Χ   | Χ   | Χ     | Х          | X      |
| NOP    | No Operation                            | Н   | Х  | L         | Н   | Н   | Н  | Χ   | Χ   | Χ     | Х          | Х      |
| DESL   | Device Deselect                         | Н   | Χ  | Н         | Х   | Χ   | Χ  | Х   | Χ   | Х     | Х          | X      |
| SBY    | Clock Suspend / Standby Mode            | L   | Χ  | Χ         | Х   | Χ   | Χ  | Χ   | Χ   | Χ     | Х          | X      |
| ENB    | Data Write / Output Enable              | Н   | Χ  | Χ         | Χ   | Χ   | Χ  | L   | Χ   | Χ     | Х          | Active |
| MASK   | Data Mask / Output Disable              | Н   | Χ  | Χ         | Χ   | Χ   | Χ  | Н   | Χ   | Χ     | Χ          | HIGH-Z |

## **DQM TRUTH TABLE**(1,2)

|        |                                       | Cł  | ΚE | DQ    | M     |
|--------|---------------------------------------|-----|----|-------|-------|
| Symbol | Command                               | n-1 | n  | UPPER | LOWER |
| ENB    | Data Write / Output Enable            | Н   | Χ  | L     | L     |
| MASK   | Data Mask / Output Disable            | Н   | Х  | Н     | Н     |
| ENBU   | Upper Byte Data Write / Output Enable | Н   | Х  | L     | Х     |
| ENBL   | Lower Byte Data Write / Output Enable | Н   | Х  | Х     | L     |
| MASKU  | Upper Byte Data Mask / Output Disable | Н   | Х  | Н     | Х     |
| MASKL  | Lower Byte Data Mask / Output Disable | Н   | Х  | Х     | Н     |

## **CKE TRUTH TABLE**(1,2)

|        |                                |                      | С   | KE | E         |     |     |    |     |     |       |
|--------|--------------------------------|----------------------|-----|----|-----------|-----|-----|----|-----|-----|-------|
| Symbol | Command                        | <b>Current State</b> | n-1 | n  | <u>CS</u> | RAS | CAS | WE | A11 | A10 | A9-A0 |
| SPND   | Start Clock Suspend Mode       | Active               | Н   | L  | Χ         | Χ   | Χ   | Χ  | Χ   | Χ   | Χ     |
| _      | Clock Suspend                  | Other States         | L   | L  | Χ         | Χ   | Χ   | Χ  | Χ   | Χ   | Χ     |
| _      | Terminate Clock Suspend Mode   | Clock Suspend        | L   | Н  | Х         | Х   | Χ   | Х  | Х   | Х   | Χ     |
| REF    | Auto-Refresh                   | Idle                 | Н   | Н  | L         | L   | L   | Н  | Χ   | Χ   | Χ     |
| SELF   | Start Self-Refresh Mode        | Idle                 | Н   | L  | L         | L   | L   | Н  | Χ   | Χ   | Χ     |
| SELFX  | Terminate Self-Refresh Mode    | Self-Refresh         | L   | Н  | L         | Н   | Н   | Н  | Х   | Х   | Х     |
|        |                                |                      | L   | Н  | Н         | Χ   | Χ   | Χ  | Χ   | Χ   | Χ     |
| PDWN   | Start Power-Down Mode          | Idle                 | Н   | L  | L         | Н   | Н   | Н  | Χ   | Χ   | Χ     |
|        |                                |                      | Н   | L  | Н         | Χ   | Χ   | Χ  | Χ   | Χ   | Χ     |
| _      | Terminate Power-Down Mode      | Power-Down           | L   | Н  | Н         | Χ   | Χ   | Χ  | Χ   | Χ   | X     |
|        |                                |                      | L   | Н  | L         | Н   | Н   | Н  | Χ   | Χ   | Χ     |
| DPD    | Start Deep Power-Down Mode     | Idle                 | Н   | L  | L         | Н   | Н   | L  | Χ   | Χ   | Χ     |
| _      | Terminate Deep Power-Down Mode | Power-Down           | L   | Н  | Χ         | Χ   | Χ   | Χ  | Χ   | Χ   | Χ     |



## **OPERATION COMMAND TABLE**(1,2)

www.DataSheet4U.com

| urrent State | Command           | Operation  | <u>CS</u> | RAS    | CAS    | WE     | A11 | A10  | A9-A0 |
|--------------|-------------------|--|-----------|--------|--------|--------|-----|------|-------|
| Idle         | DESL              | No Operation or Power-Down <sup>(12)</sup>                       | Н         | Χ      | Χ      | Χ      | Х   | Χ    | Χ     |
|              | NOP               | No Operation or Power-Down(12)                                   | L         | Н      | Н      | Н      | Χ   | Χ    | Χ     |
|              | BST               | Illegal  | L         | Н      | Н      | L      | Χ   | Χ    | Χ     |
|              | READ / READA      | Illegal  | L         | Н      | L      | Н      | V   | V    | V(18) |
|              | WRIT/WRITA        | Illegal  | L         | Н      | L      | L      | V   | V    | V(18) |
|              | ACT               | Row Active   | L         | L      | Н      | Н      | V   | V    | V(18) |
|              | PRE/PALL          | No Operation   | L         | L      | Н      | L      | V   | V    | Χ     |
|              | REF/SELF          | Auto-Refresh or Self-Refresh(13)                                 | L         | L      | L      | Н      | Χ   | Χ    | Χ     |
|              | MRS               | Mode Register Set  | L         | L      | L      | L      | 0   | Р СО | DE    |
| Row Active   | DESL              | No Operation   | Н         | Χ      | Χ      | Χ      | Х   | Х    | Х     |
|              | NOP               | No Operation   | L         | Н      | Н      | Н      | Χ   | Χ    | Χ     |
|              | BST               | Illegal  | L         | Н      | Н      | L      | Χ   | Χ    | Χ     |
|              | READ/READA        | Read Start <sup>(17)</sup>                                       | L         | Н      | L      | Н      | V   | V    | V(18) |
|              | WRIT/WRITA        | Write Start <sup>(17)</sup>                                      | L         | Н      | L      | L      | V   | V    | V(18) |
|              | ACT               | Illegal on same bank(10,14)                                      | L         | L      | Н      | Н      | V   | V    | V(18) |
|              | PRE/PALL          | Precharge <sup>(15)</sup>  | L         | L      | Н      | L      | V   | V    | Χ     |
|              | REF/SELF          | Illegal  | L         | L      | L      | H      | Х   | X    | Х     |
|              | MRS               | Illegal  | L         | L      | L      | L      | 0   |      |       |
| Read         | DESL              | Burst Read Continues, Row Active When Done                       | <br>H     | X      | X      | X      | X   | X    | X     |
|              | NOP               | Burst Read Continues, Row Active When Done                       | L         | Н      | Н      | Н      | X   | Χ    | Χ     |
|              | BST               | Burst Interrupted, Row Active After Interrupt                    | L         | H      | H      | L      | Х   | Х    | Х     |
|              | READ/READA        | Burst Interrupted, Read Restart After Interrupt <sup>(16)</sup>  | L         | Н      | Ľ      | Н      | V   | ٧    | V(18) |
|              | WRIT/WRITA        | Burst Interrupted Write Start After Interrupt <sup>(11,16)</sup> | L         | н      | L      | L      | V   | V    | V(18) |
|              | ACT               | Illegal on same bank <sup>(10,14)</sup>                          | L         | L      | Н      | Н      | V   | V    | V(18) |
|              | PRE/PALL          | Burst Read Interrupted, Precharge After Interrupt                | L         | L      | н      | L      | V   | V    | X     |
|              | REF/SELF          | Illegal  | L         | L      | Ľ      | Н      | X   | X    | Х     |
|              | MRS               | -  | L         | L      |        | L      |     | P CO |       |
| Write        | DESL              | Illegal  Burst Write Continues, Write Recovery When Done         | <u></u> Н | X      | X      | X      | X   | X    | X     |
| vviile       | NOP               | •  |           | ^<br>H | A<br>H | Λ<br>H | X   | X    | X     |
|              |                   | Burst Write Continues, Write Recovery When Done                  | L         |        |        |        |     |      |       |
|              | BST<br>BEAD/DEADA | Burst Write Interrupted, Row Active After Interrupt              | L         | Н      | H      | L      | X   | X    | X     |
|              | READ/READA        | Burst Write Interrupted, Read Start After Interrupt(11.1)        |           | Н      | L      | Н      | V   | V    | V(18) |
|              | WRIT/WRITA        | Burst Write Interrupted, Write Restart After Interrupt           | '"L       | H      | L<br>  | L      | V   | V    | V(18) |
|              | ACT               | Illegal on same bank <sup>(10)</sup>                             | L         | L      | Н      | Н      | V   | V    | V(18) |
|              | PRE/PALL          | Burst Write Interrupted, Precharge After Interrupt               | L         | L      | H      | L      | V   | V    | X     |
|              | REF/SELF          | Illegal  | L         | L      | L      | Н      | X   | Х    | X     |
| 5 11177      | MRS               | Illegal  | <u>L</u>  | L      | L      | L      |     | P CO |       |
| Read With    | DESL              | Burst Read Continues, Precharge When Done                        | Н         | Х      | Х      | Х      | X   | X    | X     |
| Auto-        | NOP               | Burst Read Continues, Precharge When Done                        | L         | Н      | Н      | Н      | X   | X    | X     |
| Precharge    | BST<br>BEAD/DEADA | Illegal  | L         | Н      | H      | L      | X   | X    | X     |
|              | READ/READA        | Illegal  | L         | Н      | L      | Н      | V   | V    | V(18) |
|              | WRIT/WRITA        | Illegal  | L         | H      | L      | L      | V   | V    | V(18) |
|              | ACT               | Illegal on same bank <sup>(10,14)</sup>                          | L         | L      | Н      | Н      | V   | V    | V(18) |
|              | PRE/PALL          | Illegal <sup>(10)</sup>  | L         | L      | H      | L      | V   | V    | X     |
|              | REF/SELF          | Illegal  | L         | L      | L      | H      | Х   | X    | X     |
|              | MRS               | Illegal  | L         | L      | L      | L      | 0   | P CO | DE    |



## **OPERATION COMMAND TABLE**(1,2)

| <b>Current State</b> | Command    | Operation  | <b>CS</b> | RAS | CAS | WE | A11 | A10  | A9-A0 |
|----------------------|------------|--|-----------|-----|-----|----|-----|------|-------|
| Write With           | DESL       | Burst Write Continues, Write Recovery And Precharge                            | Н         | Х   | Х   | Х  | Х   | Χ    | Х     |
| Auto-Precharge       | NOP        | Burst Write Continues, Write Recovery And Precharge                            | L         | Н   | Н   | Н  | Χ   | Χ    | Χ     |
|                      | BST        | Illegal  | L         | Н   | Н   | L  | Χ   | Χ    | Χ     |
|                      | READ/READA | Illegal <sup>(10)</sup>  | L         | Н   | L   | Н  | V   | V    | V(18) |
|                      | WRIT/WRITA | Illegal <sup>(10)</sup>  | L         | Н   | L   | L  | V   | V    | V(18) |
|                      | ACT        | Illegal on the same bank(10)   | L         | L   | Н   | Н  | V   | V    | V(18) |
|                      | PRE/PALL   | Illegal <sup>(10)</sup>  | L         | L   | Н   | L  | V   | V    | Χ     |
|                      | REF/SELF   | Illegal  | L         | L   | L   | Н  | Χ   | Χ    | Χ     |
|                      | MRS        | Illegal  | L         | L   | L   | L  | 0   | PCO  | DE    |
| Row Precharge        | DESL       | No Operation, Idle State After tRP Has Elapsed                                 | Н         | Χ   | Χ   | Χ  | Χ   | Χ    | Χ     |
|                      | NOP        | No Operation, Idle State After tRP Has Elapsed                                 | L         | Н   | Н   | Н  | Χ   | Χ    | Χ     |
|                      | BST        | Illegal  | L         | Н   | Н   | L  | Χ   | Χ    | Χ     |
|                      | READ/READA | Illegal <sup>(10)</sup>  | L         | Н   | L   | Н  | V   | V    | V(18) |
|                      | WRIT/WRITA | Illegal <sup>(10)</sup>  | L         | Н   | L   | L  | V   | V    | V(18) |
|                      | ACT        | Illegal <sup>(10)</sup>  | L         | L   | Н   | Н  | V   | V    | V(18) |
|                      | PRE/PALL   | No Operation on same bank;<br>Idle State After tRP Has Elapsed <sup>(10)</sup> | L         | L   | Н   | L  | V   | V    | Χ     |
|                      | REF/SELF   | Illegal  | L         | L   | L   | Н  | Χ   | Χ    | Χ     |
|                      | MRS        | Illegal  | L         | L   | L   | L  | 0   | Р СО | DE    |
| Immediately          | DESL       | No Operation, Row Active After trcd Has Elapsed                                | Н         | Χ   | Χ   | Χ  | Χ   | Χ    | Χ     |
| Following            | NOP        | No Operation, Row Active After tRCD Has Elapsed                                | L         | Н   | Н   | Н  | Χ   | Χ    | Χ     |
| Row Active           | BST        | Illegal  | L         | Н   | Н   | L  | Χ   | Χ    | Χ     |
|                      | READ/READA | Illegal <sup>(10)</sup>  | L         | Н   | L   | Н  | V   | V    | V(18) |
|                      | WRIT/WRITA | Illegal <sup>(10)</sup>  | L         | Н   | L   | L  | V   | V    | V(18) |
|                      | ACT        | Illegal on same bank(10,14)  | L         | L   | Н   | Н  | V   | V    | V(18) |
|                      | PRE/PALL   | Illegal <sup>(10,15)</sup>   | L         | L   | Н   | L  | V   | V    | X     |
|                      | REF/SELF   | Illegal  | L         | L   | L   | Н  | Χ   | Χ    | Χ     |
|                      | MRS        | Illegal  | L         | L   | L   | L  | 0   | Р СО | DE    |

#### **OPERATION COMMAND TABLE**(1,2)

www.DataSheet4U.com

| <b>Current State</b> | Command    | Operation                                       | <u>cs</u> | RAS | CAS | WE | A11  | A10  | A9-A0         |
|----------------------|------------|---|-----------|-----|-----|----|------|------|---------------|
| Auto-Refresh         | DESL       | No Operation, Idle State After tRP Has Elapsed  | Н         | Χ   | Χ   | Χ  | Χ    | Χ    | Χ             |
|                      | NOP        | No Operation, Idle State After tRP Has Elapsed  | L         | Н   | Н   | Н  | Χ    | Χ    | Χ             |
|                      | BST        | Illegal   | L         | Н   | Н   | L  | Χ    | Χ    | Χ             |
|                      | READ/READA | Illegal   | L         | Н   | L   | Н  | V    | V    | <b>V</b> (18) |
|                      | WRIT/WRITA | Illegal   | L         | Н   | L   | L  | V    | V    | <b>V</b> (18) |
|                      | ACT        | Illegal   | L         | L   | Н   | Н  | V    | V    | <b>V</b> (18) |
|                      | PRE/PALL   | Illegal   | L         | L   | Н   | L  | V    | V    | Χ             |
|                      | REF/SELF   | Illegal   | L         | L   | L   | Н  | Χ    | Χ    | Χ             |
|                      | MRS        | L   | L         | L   | L   | 0  | CODE |      |               |
| Mode Register        | DESL       | No Operation, Idle State After tMcD Has Elapsed | Н         | Χ   | Χ   | Χ  | Χ    | Χ    | Χ             |
| Set                  | NOP        | No Operation, Idle State After tmcD Has Elapsed | L         | Н   | Н   | Н  | Χ    | Χ    | Χ             |
|                      | BST        | Illegal   | L         | Н   | Н   | L  | Χ    | Χ    | Χ             |
|                      | READ/READA | Illegal   | L         | Н   | L   | Н  | V    | V    | <b>V</b> (18) |
|                      | WRIT/WRITA | Illegal   | L         | Н   | L   | L  | V    | V    | V(18)         |
|                      | ACT        | Bank and Row Active(19)                         | L         | L   | Н   | Н  | V    | V    | <b>V</b> (18) |
|                      | PRE/PALL   | No Operation                                    | L         | L   | Н   | L  | V    | V    | Χ             |
|                      | REF/SELF   | Refresh <sup>(19)</sup>                         | L         | L   | L   | Н  | Χ    | Χ    | Χ             |
|                      | MRS        | Mode Register Set <sup>(19)</sup>               | L         | L   | L   | L  | 0    | P CO | DE            |

- 1. H: HIGH level input, L: LOW level input, X: HIGH or LOW level input, V: Valid data input, BS: Bank Select (High or Low).
- 2. All input signals are latched on the rising edge of the CLK signal.
- 3. Both banks must be placed in the inactive (idle) state in advance.
- 4. The state of the A0 to A11 pins is loaded into the mode register as an OP code.
- 5. The row address is generated automatically internally at this time. The DQ pin and the address pin data is ignored.
- 6. During a self-refresh operation, all pin data (states) other than CKE is ignored.
- 7. The selected bank must be placed in the inactive (idle) state in advance.
- 8. The selected bank must be placed in the active state in advance.
- 9. This command is valid only when the burst length set to full page.
- 10. This is possible depending on the state of the bank selected by the A11 pin.
- 11. Time to switch internal buses is required.
- 12. The IS42VS16100D can be switched to power-down mode by dropping the CKE pin LOW when both banks in the idle state. Input pins other than CKE are ignored at this time.
- 13. The IS42VS16100D can be switched to self-refresh mode by dropping the CKE pin LOW when both banks in the idle state. Input pins other than CKE are ignored at this time.
- 14. Possible if tRRD is satisfied.
- 15. Illegal if tras is not satisfied.
- 16. The conditions for burst interruption must be observed. Also note that the IS42VS16100D will enter the precharged state immediately after the burst operation completes if auto-precharge is selected.
- 17. Command input becomes possible after the period tRCD has elapsed. Also note that the IS42VS16100D will enter the precharged state immediately after the burst operation completes if auto-precharge is selected.
- 18. A8,A9 = don't care.
- 19. Illegal if tMRD is not satisfied.



## **CKE RELATED COMMAND TRUTH TABLE(1)**

|                       |   | Cł              | <b>(E</b> |    |     |     |    |     |       |       |
|-----------------------|---|-----------------|-----------|----|-----|-----|----|-----|-------|-------|
| Current State         | Operation                                       | n-1             | n         | CS | RAS | CAS | WE | A11 | A10   | A9-A0 |
| Self-Refresh          | Undefined                                       | Н               | Χ         | Χ  | Χ   | Χ   | Χ  | Χ   | Χ     | Χ     |
|                       | Self-Refresh Recovery(2)                        | L               | Н         | Н  | Χ   | Χ   | Χ  | Χ   | Χ     | Χ     |
|                       | Self-Refresh Recovery(2)                        | L               | Н         | L  | Н   | Н   | Χ  | Χ   | Χ     | Χ     |
|                       | Illegal <sup>(2)</sup>                          | L               | Н         | L  | Н   | L   | Χ  | Χ   | Χ     | Χ     |
|                       | Illegal <sup>(2)</sup>                          | L               | Н         | L  | L   | Χ   | Χ  | Χ   | Χ     | Χ     |
|                       | Self-Refresh                                    | L               | L         | Χ  | Χ   | Χ   | Χ  | Χ   | Χ     | Χ     |
| Self-Refresh Recovery | Idle State After trc Has Elapsed                | Н               | Н         | Н  | Χ   | Χ   | Χ  | Χ   | Χ     | Χ     |
|                       | Idle State After trc Has Elapsed                | Н               | Н         | L  | Н   | Н   | Χ  | Χ   | Χ     | Χ     |
|                       | Illegal   | Н               | Н         | L  | Н   | L   | Χ  | Χ   | Χ     | Χ     |
|                       | Illegal   | Н               | Н         | L  | L   | Χ   | Χ  | Χ   | Χ     | Χ     |
|                       | Power-Down on the Next Cycle                    | Н               | L         | Н  | Χ   | Χ   | Χ  | Χ   | Χ     | Χ     |
|                       | Power-Down on the Next Cycle                    | Н               | L         | L  | Н   | Н   | Χ  | Χ   | Χ     | Χ     |
|                       | Illegal   | Н               | L         | L  | Н   | L   | Χ  | Χ   | Χ     | Χ     |
|                       | Illegal   | Н               | L         | L  | L   | Χ   | Χ  | Χ   | Χ     | Χ     |
| Power-Down            | Undefined                                       | Н               | Χ         | Χ  | Χ   | Χ   | Χ  | Χ   | Χ     | Χ     |
|                       | Power-Down Mode Termination, Deselect Afterward | <sup>2)</sup> L | Н         | Н  | Χ   | Χ   | Χ  | Χ   | Χ     | Χ     |
|                       | Power-Down Mode Termination, NOP Afterward (2)  | L               | Н         | L  | Н   | Н   | Н  | Χ   | Χ     | Χ     |
|                       | Maintain Power-Down Mode                        | L               | L         | Χ  | Χ   | Χ   | Χ  | Χ   | Χ     | Χ     |
| Both Banks Idle       | No Operation                                    | Н               | Н         | Н  | Χ   | Χ   | Χ  | Χ   | Χ     | Χ     |
|                       | See the Operation Command Table                 | Н               | Н         | L  | Н   | Χ   | Χ  | Χ   | Χ     | Χ     |
|                       | Bank Active Or Precharge                        | Н               | Н         | L  | L   | Н   | Χ  | Χ   | Χ     | Χ     |
|                       | Auto-Refresh                                    | Н               | Н         | L  | L   | L   | Н  | Χ   | Χ     | Χ     |
|                       | Mode Register Set                               | Н               | Н         | L  | L   | L   | L  | 0   | P COI | DE    |
|                       | Enter Power Down Next Cycle                     | Н               | L         | Н  | Χ   | Χ   | Χ  | Χ   | Χ     | Χ     |
|                       | See the Operation Command Table                 | Н               | L         | L  | Н   | Χ   | Χ  | Χ   | Χ     | Χ     |
|                       | See the Operation Command Table                 | Н               | L         | L  | L   | Н   | Χ  | Χ   | Χ     | Χ     |
|                       | Self-Refresh <sup>(3)</sup>                     | Н               | L         | L  | L   | L   | Н  | Χ   | Χ     | Χ     |
|                       | See the Operation Command Table                 | Н               | L         | L  | L   | L   | L  | 0   | P COI | DE    |
| Other States          | See the Operation Command Table                 | Н               | Н         | Χ  | Χ   | Χ   | Χ  | Χ   | Χ     | Χ     |
|                       | Clock Suspend on the Next Cycle <sup>(4)</sup>  | Н               | L         | Χ  | Χ   | Χ   | Χ  | Χ   | Χ     | Χ     |
|                       | Clock Suspend Termination on the Next Cycle     | L               | Н         | Χ  | Χ   | Χ   | Χ  | Χ   | Χ     | Χ     |
|                       | Maintain Clock Suspend                          | L               | L         | Χ  | Χ   | Χ   | Χ  | Χ   | Χ     | Χ     |

- 1. H: HIGH level input, L: LOW level input, X: HIGH or LOW level input
- 2. The CLK pin and the other input are reactivated asynchronously by the transition of the CKE level from LOW to HIGH. The minimum setup time (tcka) required before all commands other than mode termination must be satisfied.
- 3. Both banks must be set to the inactive (idle) state in advance to switch to power-down mode or self-refresh mode. Entering Clock Suspend requires that the current state be Row Active, Read, Read with Precharge, Write, or Write with Precharge.
- 4. The input must be command defined in the operation command table.




## TWO BANKS OPERATION COMMAND TRUTH TABLE(1,2)

| Operation  | <del>CS</del> | RAS | CAS | WE | A11 | A10  | A9-A0             | Previou<br>BANK 0 | s State<br>BANK 1 | Next S | State<br>DBANK 1 |  |
|------------|---------------|-----|-----|----|-----|------|-------------------|-------------------|-------------------|--------|------------------|--|
| DESL       | H             | X   | X   | X  | Х   | X    | Х                 | Any               | Any               | Any    | Any              |  |
| NOP        | L             | Н   | Н   | Н  | Х   | Х    | Х                 | Any               | Any               | Any    | Any              |  |
| BST        | L             | Н   | Н   | L  | Х   | Х    | Х                 | R/W/A             | I/A               | A      | I/A              |  |
|            | _             | • • | • • | _  | •   | , ,  | , ,               |                   | I/A               | i i    | I/A              |  |
|            |               |     |     |    |     |      |                   | I/A               | R/W/A             | I/A    | Α                |  |
|            |               |     |     |    |     |      |                   | I/A               | 1                 | I/A    | I                |  |
| READ/READA | L             | Н   | L   | Н  | Н   | Н    | CA <sup>(3)</sup> | I/A               | R/W/A             | I/A    | RP               |  |
|            | _             |     | _   |    | Н   | Н    | CA <sup>(3)</sup> | R/W               | Α                 | Α      | RP               |  |
|            |               |     |     |    | Н   | L    | CA <sup>(3)</sup> | I/A               | R/W/A             | I/A    | R                |  |
|            |               |     |     |    | Н   | L    | CA <sup>(3)</sup> | R/W               | Α                 | Α      | R                |  |
|            |               |     |     |    | L   | Н    | CA <sup>(3)</sup> | R/W/A             | I/A               | RP     | I/A              |  |
|            |               |     |     |    | L   | Н    | CA <sup>(3)</sup> | Α                 | R/W               | RP     | Α                |  |
|            |               |     |     |    | L   | L    | CA <sup>(3)</sup> | R/W/A             | I/A               | R      | I/A              |  |
|            |               |     |     |    | L   | L    | CA <sup>(3)</sup> | Α                 | R/W               | R      | Α                |  |
| WRIT/WRITA | L             | Н   | L   | L  | Н   | Н    | CA <sup>(3)</sup> | I/A               | R/W/A             | I/A    | WP               |  |
|            |               |     |     |    | Н   | Н    | CA <sup>(3)</sup> | R/W               | Α                 | Α      | WP               |  |
|            |               |     |     |    | Н   | L    | CA <sup>(3)</sup> | I/A               | R/W/A             | I/A    | W                |  |
|            |               |     |     |    | Н   | L    | CA <sup>(3)</sup> | R/W               | Α                 | Α      | W                |  |
|            |               |     |     |    | L   | Н    | CA <sup>(3)</sup> | R/W/A             | I/A               | WP     | I/A              |  |
|            |               |     |     |    | L   | Н    | CA <sup>(3)</sup> | Α                 | R/W               | WP     | Α                |  |
|            |               |     |     |    | L   | L    | CA <sup>(3)</sup> | R/W/A             | I/A               | W      | I/A              |  |
|            |               |     |     |    | L   | L    | CA <sup>(3)</sup> | Α                 | R/W               | W      | Α                |  |
| ACT        | L             | L   | Н   | Н  | Н   | RA   | RA                | Any               | l                 | Any    | Α                |  |
|            |               |     |     |    | L   | RA   | RA                | I                 | Any               | Α      | Any              |  |
| PRE/PALL   | L             | L   | Н   | L  | Х   | Н    | Х                 | R/W/A/I           | I/A               | I      | ı                |  |
|            |               |     |     |    | Χ   | Н    | Χ                 | I/A               | R/W/A/I           | 1      | I                |  |
|            |               |     |     |    | Н   | L    | Χ                 | I/A               | R/W/A/I           | I/A    | I                |  |
|            |               |     |     |    | Н   | L    | Χ                 | R/W/A/I           |                   | R/W/A/ | l I              |  |
|            |               |     |     |    | L   | L    | Χ                 | R/W/A/I           |                   | 1      | I/A              |  |
|            |               |     |     |    | L   | L    | Χ                 | I/A               | R/W/A/I           | I      | R/W/A/I          |  |
| REF        | L             | L   | L   | Н  | Χ   | Χ    | Х                 | I                 | I                 | I      | I                |  |
| MRS        | L             | L   | L   | L  | 0   | PCOI | DE                | I                 | l                 | I      | I                |  |

- 1. H: HIGH level input, L: LOW level input, X: HIGH or LOW level input, RA: Row Address, CA: Column Address
- 2. The device state symbols are interpreted as follows:
  - Idle (inactive state)
  - Α **Row Active State**
  - R Read
  - Write W
  - RP Read With Auto-Precharge
  - WP Write With Auto-Precharge
  - Any Any State
- 3. CA: A8,A9 = don't care.



## SIMPLIFIED STATE TRANSITION DIAGRAM (One Bank Operation)



#### **Device Initialization At Power-On**

(Power-On Sequence)

As is the case with conventional DRAMs, the IS42VS16100D product must be initialized by executing a stipulated poweron sequence after power is applied.

When power is applied, VDD and VDDQ must be driven High while CLK, CKE, CS, DQM, and DQ inputs are held Low. After stabilization and within 100µs, the CKE and DQM are driven High, and CLK should begin cycling according to AC timing specifications. After at least 200µs more has passed with stable NOP or Device Deselect command cycles, the banks must be precharged. After the delay tRP, the Auto-Refresh command must be issued at least eight times, followed by the mode register set command (MRS) to initialize the mode register.

The mode register set command can be also set before auto-refresh command.

#### Mode Register Settings

The mode register set command sets the mode register. When this command is executed, pins A0 to A9, A10, and A11 function as data input pins for setting the register, and this data becomes the device internal OP code. This OP code has four fields as listed in the table below.

| Input Pin            | Field        |  |
|----------------------|--------------|--|
| A11, A10, A9, A8, A7 | Mode Options |  |
| A6, A5, A4           | CAS Latency  |  |
| A3                   | Burst Type   |  |
| A2, A1, A0           | Burst Length |  |

Note that the mode register set command can be executed only when both banks are in the idle (inactive) state. Wait at least two cycles after executing a mode register set command before executing the next command.

## **CAS** Latency

During a read operation, the between the execution of the read command and data output is stipulated as the CAS latency. This period can be set using the mode register set command. The optimal **CAS** latency is determined by the clock frequency and device speed grade (-7.5/10). See the "Operating Frequency / Latency Relationships" item for details on the relationship between the clock frequency and the **CAS** latency. See the table on the next page for details on setting the mode register.

#### **Burst Length**

When writing or reading, data can be input or output data continuously. In these operations, an address is input only once and that address is taken as the starting address internally by the device. The device then automatically generates the following address. The burst length field in the mode register stipulates the number of data items input or output in sequence. In the IS42VS16100D product, a burst length of 1, 2, 4, 8, or full page can be specified. See the table on the next page for details on setting the mode register.

## **Burst Type**

The burst data order during a read or write operation is stipulated by the burst type, which can be set by the mode register set command. The IS42VS16100D product supports sequential mode and interleaved mode burst type settings. See the table on the next page for details on setting the mode register. See the "Burst Length and Column Address Sequence" item for details on DQ data orders in these modes.

#### **Write Mode**

Burst write or single write mode is selected by the OP code (A11, A10, A9) of the mode register.

A burst write operation is enabled by setting the OP code (A11, A10, A9) to (0,0,0). A burst write starts on the same cycle as a write command set. The write start address is specified by the column address and bank select address at the write command set cycle.

A single write operation is enabled by setting OP code (A11, A10, A9) to (0, 0, 1). In a single write operation, data is only written to the column address and bank select address specified by the write command set cycle without regard to the bust length setting.



## **MODE REGISTER**

| A11 A1 | 0 A9 | <b>A8</b> | A7   | <b>A6</b> | <b>A</b> 5 | <b>A4</b> | А3 | A2      | <b>A</b> 1 | <b>A0</b> |             | dress |       |          | ۸)                 |             |
|--------|------|-----------|------|-----------|------------|-----------|----|---------|------------|-----------|-------------|-------|-------|----------|--------------------|-------------|
| WRITE  | MODE |           | LT M | ODE       |            | BT<br>T   |    | BL<br>T |            |           | IVIC        | oue K | egisi | er (Mx   | ()                 |             |
|        |      |           |      |           |            |           |    |         |            |           |             |       |       |          |                    |             |
|        |      |           |      |           |            |           |    |         |            |           |             | M2    | M1    | MO       | Sequential         | Interleaved |
|        |      |           |      |           |            |           |    |         |            | В         | urst Length | n 0   | 0     | 0        | 1                  | 1           |
|        |      |           |      |           |            |           |    |         |            |           |             | 0     | 0     | 1        | 2                  | 2           |
|        |      |           |      |           |            |           |    |         |            |           |             | 0     | 1     | 0        | 4                  | 4           |
|        |      |           |      |           |            |           |    |         |            |           |             | 0     | 1     | 1        | 8                  | 8           |
|        |      |           |      |           |            |           |    |         |            |           |             | 1     | 0     | 0        | Reserved           | Reserved    |
|        |      |           |      |           |            |           |    |         |            |           |             | 1     | 0     | 1        | Reserved           | Reserved    |
|        |      |           |      |           |            |           |    |         |            |           |             | 1     | 1     | 0        | Reserved           | Reserved    |
|        |      |           |      |           |            |           |    |         |            |           |             | 1     | 1     | 1        | Full Page          | Reserved    |
|        |      |           |      |           |            |           |    |         |            |           |             |       |       |          |                    |             |
|        |      |           |      |           |            |           |    |         |            |           |             | M3    |       | Туре     |                    |             |
|        |      |           |      |           |            | <u> </u>  |    |         |            | —         | urst Type   | 0     |       | Sequent  | ial                |             |
|        |      |           |      |           |            |           |    |         |            |           |             | 1     |       | nterleav |                    |             |
|        |      |           |      |           |            |           |    |         |            |           |             |       |       |          |                    |             |
|        |      |           |      |           |            |           |    |         |            |           |             | M6    | M5    |          | <b>CAS</b> Latency |             |
|        |      |           |      |           |            |           |    |         |            | La        | atency Mod  |       | 0     | 0        | Reserved           |             |
|        |      |           |      |           |            |           |    |         |            |           |             | 0     | 0     | 1        | Reserved           |             |
|        |      |           |      |           |            |           |    |         |            |           |             | 0     | 1     | 0        | 2                  |             |
|        |      |           |      |           |            |           |    |         |            | _         |             | 0     | 1     | 1        | 3                  |             |
|        |      |           |      |           |            |           |    |         |            |           |             | 1     | 0     | 0        | Reserved           |             |
|        |      |           |      |           |            |           |    |         |            |           |             | 1     | 0     | 1        | Reserved           |             |
|        |      |           |      |           |            |           |    |         |            |           |             | 1     | 1     | 0        | Reserved           |             |
|        |      |           |      |           |            |           |    |         |            |           |             | 1     | 1     | 1        | Reserved           |             |
|        |      |           |      |           |            |           |    |         |            |           |             |       |       |          |                    |             |
| M11    | M10  | M         | 9    | M8        | M          | 7         | W  | rite N  | /lode      |           |             |       |       |          |                    |             |
| 0      | 0    | 1         |      | 0         | (          | )         | Ві | ırst R  | Read 8     | ß Sin     | gle Write   |       |       |          |                    |             |
|        |      |           |      |           |            |           |    |         |            |           |             |       |       |          |                    |             |

Burst Read & Burst Write

Note: Other values for these bits are reserved.

0

0

0

0

0



#### REGISTER DEFINITION

## **Extended Mode Register**

The extended mode register is used to define the specific SDRAM low-power features. This includes the Temperature Compensated Self Refresh (TCSR) and Partial Array Self Refresh (PASR) as shown in EXTENDED MODE REGIS-TER DEFINITION.

The extended mode register is programmed via the EX-TENDED LOAD MODE REGISTER command (M11=1) and will retain the stored information until it is programmed again or the device loses power.

Extended Mode register bits M0-M2 controls PASR and M3-M4 controls (TCSR). M6 - M10 must be programmed to 0.

The Extended Mode Register must be loaded when all banks are idle and no bursts are in progress. The controller must initialize the operation after waiting the specified time. Violating either of these requirements will result in unspecified operation.

#### **Driver Strength**

The bit value of M5 determines the driver strength. If M5 = 0, full driver strength is configured; if M5 =1, half driver strength is configured. This setting should be based on application requirements. The default value of M5 is 0.


## Partial Array Self Refresh (PASR)

To minimize power consumption during Self Refresh mode, the Extended Mode Register can be configured so that the SDRAM memory array will be partially refreshed. Any data outside the partial array refresh coverage area will be lost during Self Refresh Mode. The values loaded into M2, M1, and M0 can select Self Refresh coverage for both banks, a single bank, half of a bank, or a quarter of a bank for the most power savings. The values M2, M1, and M0 are all 0 by default.

## **Temperature Compensated Self Refresh** (TCSR)

As the temperature increases, the SDRAM memory cells must be refreshed more frequently in Self Refresh Mode in order to retain the data. Without TCSR, an SDRAM in Self Refresh Mode would refresh itself assuming a worst case of 85°C. However, this frequency would be unnecessarily high for many occasions in which the ambient temperature would be much lower. By setting the bit values of M3 and M4, the refresh rate can be compensated for operating the device at a temperature lower than the maximum. Minimizing the refresh rate saves power. The values of M3 and M4 are 0 by default.

#### EXTENDED MODE REGISTER DEFINITION



- 1. Lower half of Bank 0, such that A10 = 0.
- 2. Lowest quarter of Bank 0, such that A10 = 0, A9 = 0.



## **BURST LENGTH AND COLUMN ADDRESS SEQUENCE**

|              | Colum     | nn Ac      | Idress | Address         | Sequence        |  |
|--------------|-----------|------------|--------|-----------------|-----------------|--|
| Burst Length | <b>A2</b> | <b>A</b> 1 | Α0     | Sequential      | Interleaved     |  |
| 2            | Х         | Χ          | 0      | 0-1             | 0-1             |  |
|              | Χ         | Χ          | 1      | 1-0             | 1-0             |  |
| 4            | Х         | 0          | 0      | 0-1-2-3         | 0-1-2-3         |  |
|              | Χ         | 0          | 1      | 1-2-3-0         | 1-0-3-2         |  |
|              | Χ         | 1          | 0      | 2-3-0-1         | 2-3-0-1         |  |
|              | X         | 1          | 1      | 3-0-1-2         | 3-2-1-0         |  |
| 8            | 0         | 0          | 0      | 0-1-2-3-4-5-6-7 | 0-1-2-3-4-5-6-7 |  |
|              | 0         | 0          | 1      | 1-2-3-4-5-6-7-0 | 1-0-3-2-5-4-7-6 |  |
|              | 0         | 1          | 0      | 2-3-4-5-6-7-0-1 | 2-3-0-1-6-7-4-5 |  |
|              | 0         | 1          | 1      | 3-4-5-6-7-0-1-2 | 3-2-1-0-7-6-5-4 |  |
|              | 1         | 0          | 0      | 4-5-6-7-0-1-2-3 | 4-5-6-7-0-1-2-3 |  |
|              | 1         | 0          | 1      | 5-6-7-0-1-2-3-4 | 5-4-7-6-1-0-3-2 |  |
|              | 1         | 1          | 0      | 6-7-0-1-2-3-4-5 | 6-7-4-5-2-3-0-1 |  |
|              | 1         | 1          | 1      | 7-0-1-2-3-4-5-6 | 7-6-5-4-3-2-1-0 |  |
| Full Page    | n         | n          | n      | Cn, Cn+1, Cn+2  | None            |  |
| (256)        |           |            |        | Cn+3, Cn+4      |                 |  |
| ` ,          |           |            |        | Cn-1(Cn+255),   |                 |  |
|              |           |            |        | Cn(Cn+256)      |                 |  |

<sup>1.</sup> The burst length in full page mode is 256.



## BANK SELECT AND PRECHARGE ADDRESS ALLOCATION

| Row    | X0  | _        | RowAddress   |
|--------|-----|----------|--|
|        | X1  | _        | Row Address  |
|        | X2  | _        | Row Address  |
|        | X3  | _        | Row Address  |
|        | X4  | _        | Row Address  |
|        | X5  | _        | Row Address  |
|        | X6  | _        | Row Address  |
|        | X7  | _        | Row Address  |
|        | X8  | _        | Row Address  |
|        | X9  | _        | Row Address  |
|        | X10 | 0        | Precharge of the Selected Bank (Precharge Command) Row Address |
|        |     | 1        | Precharge of Both Banks (Precharge Command) (Active Command)   |
|        | X11 | 0        | Bank 0 Selected (Precharge and Active Command)                 |
|        |     | 1        | Bank 1 Selected (Precharge and Active Command)                 |
| Column | Y0  | _        | Column Address   |
|        | Y1  | _        | Column Address   |
|        | Y2  |          | Column Address   |
|        | Y3  | _        | Column Address   |
|        | Y4  | _        | Column Address   |
|        | Y5  | _        | Column Address   |
|        | Y6  | _        | Column Address   |
|        | Y7  | _        | Column Address   |
|        | Y8  | _        | Don't Care   |
|        | Y9  | _        | Don't Care   |
|        | Y10 | 0        | Auto-Precharge - Disabled                                      |
|        |     | 1        | Auto-Precharge - Enables                                       |
|        | Y11 | 0        | Bank 0 Selected (Read and Write Commands)                      |
|        |     | 1        | Bank 1 Selected (Read and Write Commands)                      |
|        |     | <u> </u> | Bank i Colocted (Nead and Write Commands)                      |

#### **Burst Read**


The read cycle is started by executing the read command. The address provided during read command execution is used as the starting address. First, the data corresponding to this address is output in synchronization with the clock signal after the CAS latency period. Next, data corresponding to an address generated automatically by the device is output in synchronization with the clock signal.

The output buffers go to the LOW impedance state **CAS** latency minus one cycle after the read command, and go to the HIGH impedance state automatically after the last data is output. However, the case where the burst length

is a full page is an exception. In this case the output buffers must be set to the high impedance state by executing a burst stop command.

Note that upper byte and lower byte output data can be masked independently under control of the signals applied to the U/LDQM pins. The delay period (tomp) is fixed at two, regardless of the  $\overline{\text{CAS}}$  latency setting, when this function is used.

The selected bank must be set to the active state before executing this command.



#### **Burst Write**


The write cycle is started by executing the command. The address provided during write command execution is used as the starting address, and at the same time, data for this address is input in synchronization with the clock signal.

Next, data is input in other in synchronization with the clock signal. During this operation, data is written to address generated automatically by the device. This cycle terminates automatically after a number of clock cycles determined by the stipulated burst length. However, the case where the burst length is a full page is an exception. In this case the write cycle must be terminated by executing

a burst stop command. The latency for DQ pin data input is zero, regardless of the **CAS** latency setting. However, a wait period (write recovery: tdpl) after the last data input is required for the device to complete the write operation.

Note that the upper byte and lower byte input data can be masked independently under control of the signals applied to the U/LDQM pins. The delay period (tDMD) is fixed at zero, regardless of the **CAS** latency setting, when this function is used.

The selected bank must be set to the active state before executing this command.



## **Read With Auto-Precharge**

The read with auto-precharge command first executes a burst read operation and then puts the selected bank in the precharged state automatically. After the precharge completes, the bank goes to the idle state. Thus this command performs a read command and a precharge command in a single operation.

During this operation, the delay period (tpqL) between the last burst data output and the start of the precharge operation differs depending on the CAS latency setting.


When the **CAS** latency setting is two, the precharge operation starts on one clock cycle before the last burst data is output (tPQL = -1). When the  $\overline{CAS}$  latency setting is

three, the precharge operation starts on two clock cycles before the last burst data is output (tpqL = -2). Therefore, the selected bank can be made active after a delay of tRP from the start position of this precharge operation.

The selected bank must be set to the active state before executing this command.

The auto-precharge function is invalid if the burst length is set to full page.

| <b>CAS</b> Latency | 3  | 2          |  |
|--------------------|----|------------|--|
| tpQL               | -2 | <b>–</b> 1 |  |



## Write With Auto-Precharge

The write with auto-precharge command first executes a burst write operation and then puts the selected bank in the precharged state automatically. After the precharge completes the bank goes to the idle state. Thus this command performs a write command and a precharge command in a single operation.


During this operation, the delay period (tDAL) between the last burst data input and the completion of the precharge operation differs depending on the  $\overline{\text{CAS}}$  latency setting. The delay (tDAL) is tRP plus two CLK periods. That is, the precharge operation starts two clock periods after the last burst data input.

Therefore, the selected bank can be made active after a delay of tDAL.

The selected bank must be set to the active state before executing this command.

The auto-precharge function is invalid if the burst length is set to full page.

| <b>CAS</b> Latency | 3            | 2            |
|--------------------|--------------|--------------|
| <b>t</b> DAL       | 2CLK         | 2CLK         |
|                    | <b>+t</b> RP | <b>+t</b> RP |




#### Interval Between Read Command

A new command can be executed while a read cycle is in progress, i.e., before that cycle completes. When the second read command is executed, after the CAS latency has elapsed, data corresponding to the new read command is output in place of the data due to the previous read command.

The interval between two read command (tccd) must be at least one clock cycle.

The selected bank must be set to the active state before executing this command.




#### Interval Between Write Command

A new command can be executed while a write cycle is in progress, i.e., before that cycle completes. At the point the second write command is executed, data corresponding to the new write command can be input in place of the data for the previous write command.

The interval between two write commands (tccd) must be at least one clock cycle.

The selected bank must be set to the active state before executing this command.






#### Interval Between Write and Read Commands

A new read command can be executed while a write cycle is in progress, i.e., before that cycle completes. Data corresponding to the new read command is output after the CAS latency has elapsed from the point the new read command was executed. The I/On pins must be placed in the HIGH impedance state at least one cycle before data is output during this operation.

The interval (tccd) between command must be at least one clock cycle.

The selected bank must be set to the active state before executing this command.




#### Interval Between Read and Write Commands

A read command can be interrupted and a new write command executed while the read cycle is in progress, i.e., before that cycle completes. Data corresponding to the new write command can be input at the point new write command is executed. To prevent collision between input and output data at the DQn pins during this operation, the

output data must be masked using the U/LDQM pins. The interval (tccd) between these commands must be at least one clock cycle.

The selected bank must be set to the active state before executing this command.





#### **Precharge**

The precharge command sets the bank selected by pin A11 to the precharged state. This command can be executed at a time tras following the execution of an active command to the same bank. The selected bank goes to the idle state at a time trap following the execution of the precharge command, and an active command can be executed again for that bank.


If pin A10 is low when this command is executed, the bank selected by pin A11 will be precharged, and if pin A10 is HIGH, both banks will be precharged at the same time. This input to pin A11 is ignored in the latter case.

## **Read Cycle Interruption**

## **Using the Precharge Command**

A read cycle can be interrupted by the execution of the precharge command before that cycle completes. The delay time (trol) from the execution of the precharge command to the completion of the burst output is the clock cycle of  $\overline{\text{CAS}}$  latency.

| <b>CAS</b> Latency | 3 | 2 |  |
|--------------------|---|---|--|
| trql               | 3 | 2 |  |



## Write Cycle Interruption Using the **Precharge Command**


A write cycle can be interrupted by the execution of the precharge command before that cycle completes. The delay time (twoL) from the precharge command to the point where burst input is invalid, i.e., the point where input data is no longer written to device internal memory is zero clock cycles regardless of the CAS.

To inhibit invalid write, the DQM signal must be asserted HIGH with the precharge command.

This precharge command and burst write command must be of the same bank, otherwise it is not precharge interrupt but only another bank precharge of dual bank operation.

Inversely, to write all the burst data to the device, the precharge command must be executed after the write data recovery period (tDPL) has elapsed. Therefore, the precharge command must be executed two clock cycles following the input of the last burst data item.

| <b>CAS</b> Latency | 3 | 2 |  |
|--------------------|---|---|--|
| twdl               | 0 | 0 |  |
| t <sub>DPL</sub>   | 2 | 2 |  |




## Read Cycle (Full Page) Interruption Using the Burst Stop Command

The IS42VS16100D can output data continuously from the burst start address (a) to location a+255 during a read cycle in which the burst length is set to full page. The IS42VS16100D repeats the operation starting at the 256th cycle with the data output returning to location (a) and continuing with a+1, a+2, a+3, etc. A burst stop command must be executed to terminate this cycle. A precharge command must be executed within the ACT to PRE command period (tras max.) following the burst stop command.

After the period (trbd) required for burst data output to stop following the execution of the burst stop command has elapsed, the outputs go to the HIGH impedance state. This period (trbd) is two clock cycle when the CAS latency is two and three clock cycle when the CAS latency is three.


| <b>CAS</b> Latency | 3 | 2 |
|--------------------|---|---|
| trbd               | 3 | 2 |



## Write Cycle (Full Page) Interruption Using the Burst Stop Command

The IS42VS16100D can input data continuously from the burst start address (a) to location a+255 during a write cycle in which the burst length is set to full page. The IS42VS16100D repeats the operation starting at the 256th cycle with data input returning to location (a) and continuing with a+1, a+2, a+3, etc. A burst stop command must be executed to terminate this cycle. A precharge command


must be executed within the ACT to PRE command period (tras max.) following the burst stop command. After the period (twbd) required for burst data input to stop following the execution of the burst stop command has elapsed, the write cycle terminates. This period (twbd) is zero clock cycles, regardless of the CAS latency.



## **Burst Data Interruption Using the U/LDQM** Pins (Read Cycle)

Burst data output can be temporarily interrupted (masked) during a read cycle using the U/LDQM pins. Regardless of the CAS latency, two clock cycles (tomb) after one of the U/ LDQM pins goes HIGH, the corresponding outputs go to the HIGH impedance state. Subsequently, the outputs are maintained in the high impedance state as long as that U/ LDQM pin remains HIGH. When the U/LDQM pin goes LOW, output is resumed at a time tomo later. This output control operates independently on a byte basis with the UDQM pin controlling upper byte output (pins DQ8-DQ15) and the LDQM pin controlling lower byte output (pins DQ0 to DQ7).

Since the U/LDQM pins control the device output buffers only, the read cycle continues internally and, in particular, incrementing of the internal burst counter continues.




# Burst Data Interruption U/LDQM Pins (Write Cycle)

Burst data input can be temporarily interrupted (muted) during a write cycle using the U/LDQM pins. Regardless of the  $\overline{\text{CAS}}$  latency, as soon as one of the U/LDQM pins goes HIGH, the corresponding externally applied input data will no longer be written to the device internal circuits. Subsequently, the corresponding input continues to be muted as long as that U/LDQM pin remains HIGH.

The IS42VS16100D will revert to accepting input as soon as


that pin is dropped to LOW and data will be written to the device. This input control operates independently on a byte basis with the UDQM pin controlling upper byte input (pin DQ8 to DQ15) and the LDQM pin controlling the lower byte input (pins DQ0 to DQ7).

Since the U/LDQM pins control the device input buffers only, the cycle continues internally and, in particular, incrementing of the internal burst counter continues.



#### **Burst Read and Single Write**

The burst read and single write mode is set up using the mode register set command. During this operation, the burst read cycle operates normally, but the write cycle only writes a single data item for each write cycle. The **CAS** latency and DQM latency are the same as in normal mode.




#### **Bank Active Command Interval**

When the selected bank is precharged, the period tRP has elapsed and the bank has entered the idle state, the bank can be activated by executing the active command. If the other bank is in the idle state at that time, the active command can be executed for that bank after the period trrd has elapsed. At that point both banks will be in the active state. When a bank active command has been executed, a precharge command must be executed for

that bank within the ACT to PRE command period (tras max). Also note that a precharge command cannot be executed for an active bank before tras (min) has elapsed.

After a bank active command has been executed and the trcd period has elapsed, read write (including auto-precharge) commands can be executed for that bank.




#### Clock Suspend

When the CKE pin is dropped from HIGH to LOW during a read or write cycle, the IS42VS16100D enters clock suspend mode on the next CLK rising edge. This command reduces the device power dissipation by stopping the device internal clock. Clock suspend mode continues as long as the CKE pin remains low. In this state, all inputs other than CKE pin are invalid and no other commands can be executed. Also, the device internal states are maintained. When the CKE pin goes from LOW to HIGH clock suspend mode is terminated on the next CLK rising edge and device operation resumes.


The next command cannot be executed until the recovery period (tcka) has elapsed.

Since this command differs from the self-refresh command described previously in that the refresh operation is not performed automatically internally, the refresh operation must be performed within the refresh period (tref). Thus the maximum time that clock suspend mode can be held is just under the refresh cycle time.






#### INITIALIZE / LOAD MODE REGISTER AND EXTENDED MODE REGISTER



#### Notes:


- 1. The Load Mode Register for both Mode Register / Extended Mode Register and two Auto Refresh Commands can be in any order. However, all must occur prior to an Active Command.
- 2. JEDEC and PC100 specify three clocks.

### **Power-Down Mode Cycle**







### **Auto-Refresh Cycle**




### Self-Refresh Cycle



#### **Read Cycle**




#### Read Cycle / Auto-Precharge




Note 1: A8,A9 = Don't Care.

### Read Cycle / Full Page




### **Write Cycle**




Note 1: A8,A9 = Don't Care.

#### Write Cycle / Auto-Precharge




Note 1: A8,A9 = Don't Care.


#### Write Cycle / Full Page




#### Write Cycle / Ping-Pong Operation



#### Read Cycle / Page Mode




#### Read Cycle / Page Mode; Data Masking




Note 1: A8,A9 = Don't Care.

#### Write Cycle / Page Mode




Note 1: A8,A9 = Don't Care.

#### Write Cycle / Page Mode; Data Masking




Note 1: A8,A9 = Don't Care.

#### Read Cycle / Clock Suspend




Note 1: A8,A9 = Don't Care.

### Write Cycle / Clock Suspend




Note 1: A8,A9 = Don't Care.

### **Read Cycle / Precharge Termination**




Note 1: A8,A9 = Don't Care.

### Write Cycle / Precharge Termination




Note 1: A8,A9 = Don't Care.

### **Read Cycle**




#### Read Cycle / Auto-Precharge




Note 1: A8,A9 = Don't Care.

#### Read Cycle / Full Page






#### Read Cycle / Ping Pong Operation (Bank Switching)




#### Notes:

- 1. A8,A9 = Don't Care.
- 2. Depending on the clock cycle time, it may be necessary to delay PRE1 and ACT0 by one cycle to meet tRAS (BANK 1).

### **Write Cycle**




#### Write Cycle / Auto-Precharge




Note 1: A8,A9 = Don't Care.

#### Write Cycle / Full Page






#### Write Cycle / Ping-Pong Operation (Bank Switching)




Note 1: A8,A9 = Don't Care.


#### Read Cycle / Page Mode




### Read Cycle / Page Mode; Data Masking




#### Write Cycle / Page Mode; Data Masking



#### Read Cycle / Clock Suspend




#### Write Cycle / Clock Suspend




Note 1: A8,A9 = Don't Care.

### **Read Cycle / Precharge Termination**



### Write Cycle / Precharge Termination



Note 1: A8,A9 = Don't Care.



#### **ORDERING INFORMATION**

### Commercial Range: 0°C to +70°C (1.7V-1.9V)

| Frequency | Speed (ns) | Order Part No.    | Package                    |
|-----------|------------|-------------------|----------------------------|
| 135 MHz   | 7.4        | IS42VS16100D-75T  | 50-pin, TSOP-II            |
| 135 MHz   | 7.4        | IS42VS16100D-75TL | 50-pin, TSOP-II, Lead-free |
| 100 MHz   | 10         | IS42VS16100D-10T  | 50-pin, TSOP-II            |
| 100 MHz   | 10         | IS42VS16100D-10TL | 50-pin, TSOP-II, Lead-free |

#### Extended Range: -25°C to +85°C (1.7V-1.9V)


| Frequency | Speed (ns) | Order Part No.     | Package                    |
|-----------|------------|--------------------|----------------------------|
| 135 MHz   | 7.4        | IS42VS16100D-75TE  | 50-pin, TSOP-II            |
| 135 MHz   | 7.4        | IS42VS16100D-75TLE | 50-pin, TSOP-II, Lead-free |
| 100 MHz   | 10         | IS42VS16100D-10TE  | 50-pin, TSOP-II            |
| 100 MHz   | 10         | IS42VS16100D-10TLE | 50-pin, TSOP-II, Lead-free |

## **PACKAGING INFORMATION**




Plastic TSOP www.DataSheet4U.com

Package Code: T (Type II)



#### Notes:

- Controlling dimension: millimieters, unless otherwise specified.
- 2. BSC = Basic lead spacing between centers.
- Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package.
- Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.



| Plastic TSOP (T - Type II) |             |       |         |        |       |             |       |        |       |             |       |        |  |
|----------------------------|-------------|-------|---------|--------|-------|-------------|-------|--------|-------|-------------|-------|--------|--|
|                            | Millimeters |       | Inche   | Inches |       | Millimeters |       | Inches |       | Millimeters |       | Inches |  |
| Symbol                     | Min         | Max   | Min     | Max    | Min   | Max         | Min   | Max    | Min   | Max         | Min   | Max    |  |
| Ref. Std.                  |             |       |         |        |       |             |       |        |       |             |       |        |  |
| No. Leads                  | (N)         | 3     | 2       |        |       | 44          | 1     |        |       |             | 50    |        |  |
| Α                          | _           | 1.20  | _       | 0.047  | _     | 1.20        | _     | 0.047  | _     | 1.20        | _     | 0.047  |  |
| A1                         | 0.05        | 0.15  | 0.002   | 0.006  | 0.05  | 0.15        | 0.002 | 0.006  | 0.05  | 0.15        | 0.002 | 0.006  |  |
| b                          | 0.30        | 0.52  | 0.012   | 0.020  | 0.30  | 0.45        | 0.012 | 0.018  | 0.30  | 0.45        | 0.012 | 0.018  |  |
| С                          | 0.12        | 0.21  | 0.005   | 0.008  | 0.12  | 0.21        | 0.005 | 0.008  | 0.12  | 0.21        | 0.005 | 0.008  |  |
| D                          | 20.82       | 21.08 | 0.820   | 0.830  | 18.31 | 18.52       | 0.721 | 0.729  | 20.82 | 21.08       | 0.820 | 0.830  |  |
| E1                         | 10.03       | 10.29 | 0.391   | 0.400  | 10.03 | 10.29       | 0.395 | 0.405  | 10.03 | 10.29       | 0.395 | 0.405  |  |
| Е                          | 11.56       | 11.96 | 0.451   | 0.466  | 11.56 | 11.96       | 0.455 | 0.471  | 11.56 | 11.96       | 0.455 | 0.471  |  |
| е                          | 1.27        | BSC   | 0.050 I | BSC    | 0.80  | BSC         | 0.032 | BSC    | 0.80  | BSC         | 0.031 | BSC    |  |
| L                          | 0.40        | 0.60  | 0.016   | 0.024  | 0.41  | 0.60        | 0.016 | 0.024  | 0.40  | 0.60        | 0.016 | 0.024  |  |
| ZD                         | 0.95        | REF   | 0.037   | REF    | 0.81  | REF         | 0.03  | 2 REF  | 0.88  | REF         | 0.035 | REF    |  |
| α                          | 0°          | 5°    | 0°      | 5°     | 0°    | 5°          | 0°    | 5°     | 0°    | 5°          | 0°    | 5°     |  |

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.