



## N-Channel MOSFET

## IRLR3410

## ■ Features

- $V_{DS} = 100V$ ;  $I_D = 17A$
- $R_{DS(ON)} \leq 0.105 \Omega$  ( $V_{GS} = 10V$ )
- Logic Level Gate Drive
- Ultra Low On-Resistance
- Advanced Process Technology
- Fast Switching
- Fully Avalanche Rated

■ Absolute Maximum Ratings  $T_a = 25^\circ\text{C}$ 

| Parameter                                                        | Symbol     | Rating               | Unit                      |
|------------------------------------------------------------------|------------|----------------------|---------------------------|
| Drain-Source Voltage                                             | $V_{DS}$   | 100                  | V                         |
| Gate-Source Voltage                                              | $V_{GS}$   | $\pm 16$             |                           |
| Continuous Drain Current, $V_{GS} @ 10V$                         | $I_D$      | 17                   | A                         |
|                                                                  |            | 12                   |                           |
| Pulsed Drain Current <sup>① ⑤</sup>                              | $I_{DM}$   | 60                   |                           |
| Power Dissipation                                                | $P_D$      | 79                   | W                         |
| Linear Derating Factor                                           |            | 0.53                 | W/ $^\circ\text{C}$       |
| Single Pulse Avalanche Energy <sup>② ⑤</sup>                     | EAS        | 150                  | mJ                        |
| Avalanche Current <sup>① ⑤</sup>                                 | IAR        | 9                    | A                         |
| Repetitive Avalanche Energy <sup>① ⑤</sup>                       | EAR        | 7.9                  | mJ                        |
| Peak Diode Recovery $dv/dt$ <sup>③</sup>                         | $dv/dt$    | 5                    | V/ns                      |
| Thermal Resistance.Junction- to-Case                             | $R_{thJC}$ | 1.9                  | $^\circ\text{C}/\text{W}$ |
| Thermal Resistance.Junction- to-Ambient (PCB mount) <sup>⑦</sup> | $R_{thJA}$ | 50                   |                           |
| Thermal Resistance.Junction- to-Ambient                          | $R_{thJA}$ | 110                  |                           |
| Soldering Temperature, for 10 seconds                            |            | 300(1.6mm from case) | $^\circ\text{C}$          |
| Junction Temperature                                             | $T_J$      | 175                  |                           |
| Storage Temperature Range                                        | $T_{stg}$  | -55 to 175           |                           |

## N-Channel MOSFET

## IRLR3410

## ■ Electrical Characteristics Ta = 25°C (unless otherwise specified)

| Parameter                                      | Symbol                                 | Test Conditions                                                                                                                         | Min | Typ   | Max   | Unit |
|------------------------------------------------|----------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|-----|-------|-------|------|
| Drain-Source Breakdown Voltage                 | V <sub>DSS</sub>                       | I <sub>D</sub> =250 μA, V <sub>GS</sub> =0V                                                                                             | 100 |       |       | V    |
| Breakdown Voltage Temp. Coefficient            | ΔV(BR) <sub>DSS</sub> /ΔT <sub>J</sub> | Reference to 25°C, I <sub>D</sub> =1mA                                                                                                  |     | 0.122 |       | V/°C |
| Zero Gate Voltage Drain Current                | I <sub>DSS</sub>                       | V <sub>DS</sub> =100V, V <sub>GS</sub> =0V                                                                                              |     |       | 25    | μA   |
|                                                |                                        | V <sub>DS</sub> =80V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C                                                                        |     |       | 250   |      |
| Gate-Body Leakage Current                      | I <sub>GSS</sub>                       | V <sub>DS</sub> =0V, V <sub>GS</sub> =±16V                                                                                              |     |       | ±100  | nA   |
| Gate Threshold Voltage                         | V <sub>GS(th)</sub>                    | V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA                                                                               | 1   |       | 2     | V    |
| Static Drain-Source On-Resistance              | R <sub>DS(on)</sub>                    | V <sub>GS</sub> =10V, I <sub>D</sub> =10A <sup>④</sup>                                                                                  |     |       | 0.105 | Ω    |
|                                                |                                        | V <sub>GS</sub> =5V, I <sub>D</sub> =10A <sup>④</sup>                                                                                   |     |       | 0.125 |      |
|                                                |                                        | V <sub>GS</sub> =4V, I <sub>D</sub> =9A <sup>④</sup>                                                                                    |     |       | 0.155 |      |
| Forward Transconductance                       | g <sub>FS</sub>                        | V <sub>DS</sub> =25V, I <sub>D</sub> =9A <sup>⑤</sup>                                                                                   | 7.7 |       |       | S    |
| Input Capacitance                              | C <sub>iss</sub>                       | V <sub>GS</sub> =0V, V <sub>DS</sub> =25V, f=1MHz,<br>See Fig. 5 <sup>⑤</sup>                                                           |     | 800   |       | pF   |
| Output Capacitance                             | C <sub>oss</sub>                       |                                                                                                                                         |     | 160   |       |      |
| Reverse Transfer Capacitance                   | C <sub>rss</sub>                       |                                                                                                                                         |     | 90    |       |      |
| Internal Drain Inductance                      | L <sub>D</sub>                         | Between lead, 6mm (0.25in.) from<br>package and center of die contact                                                                   |     | 4.5   |       | nH   |
| Internal Source Inductance                     | L <sub>S</sub>                         |                                                                                                                                         |     | 7.5   |       |      |
| Total Gate Charge                              | Q <sub>g</sub>                         | V <sub>GS</sub> =5V, V <sub>DS</sub> =80V, I <sub>D</sub> =9A,<br>See Fig. 6 and 13 <sup>④⑤</sup>                                       |     |       | 34    | nC   |
| Gate Source Charge                             | Q <sub>gs</sub>                        |                                                                                                                                         |     |       | 4.8   |      |
| Gate Drain Charge                              | Q <sub>gd</sub>                        |                                                                                                                                         |     |       | 20    |      |
| Turn-On DelayTime                              | t <sub>d(on)</sub>                     | V <sub>DD</sub> =50V, I <sub>D</sub> =9A, R <sub>G</sub> =6 Ω, V <sub>GS</sub> =5V,<br>R <sub>D</sub> =5.5 Ω, See Fig. 10 <sup>④⑤</sup> |     | 7.2   |       | ns   |
| Turn-On Rise Time                              | t <sub>r</sub>                         |                                                                                                                                         |     | 53    |       |      |
| Turn-Off DelayTime                             | t <sub>d(off)</sub>                    |                                                                                                                                         |     | 30    |       |      |
| Turn-Off Fall Time                             | t <sub>f</sub>                         |                                                                                                                                         |     | 26    |       |      |
| Body Diode Reverse Recovery Time               | t <sub>rr</sub>                        | T <sub>J</sub> =25°C, I <sub>F</sub> =9A, di/dt= 100A/μs <sup>④⑤</sup>                                                                  |     |       | 210   | nC   |
| Body Diode Reverse Recovery Charge             | Q <sub>rr</sub>                        |                                                                                                                                         |     |       | 1100  |      |
| Body-Diode Continuous Source Current           | I <sub>S</sub>                         |                                                                                                                                         |     |       | 17    | A    |
| Body-Diode Pulsed Source Current <sup>①⑤</sup> | I <sub>SM</sub>                        |                                                                                                                                         |     |       | 60    |      |
| Diode Forward Voltage                          | V <sub>SD</sub>                        | I <sub>S</sub> =9A, V <sub>GS</sub> =0V <sup>④</sup>                                                                                    |     |       | 1.3   | V    |
| Body Diode Forward Turn-On Time                | t <sub>on</sub>                        | Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )                                          |     |       |       |      |

① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )

② V<sub>DD</sub>=25V, starting T<sub>J</sub>=25°C, L=3.1mH, R<sub>G</sub>=25 Ω, I<sub>AS</sub>=9A. (See Figure 12)③ I<sub>SD</sub> ≤ 9.0A, di/dt ≤ 540A/μs, V<sub>DD</sub> ≤ V(BR)<sub>DSS</sub>, T<sub>J</sub> ≤ 175°C

④ Pulse width ≤ 300μs; duty cycle ≤ 2%

⑤ Uses IRL530N data and test conditions

⑥ When mounted on 1" square PCB (FR-4 or G-10 Material ).

## ■ Marking

|         |          |
|---------|----------|
| Marking | IRLR3410 |
|---------|----------|

## N-Channel MOSFET

## IRLR3410

## ■ Typical Characteristics




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics






Fig 4. Normalized On-Resistance Vs. Temperature

## N-Channel MOSFET


## IRLR3410




**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage



**Fig 7.** Typical Source-Drain Diode Forward Voltage



**Fig 8.** Maximum Safe Operating Area

## N-Channel MOSFET

## IRLR3410




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

## N-Channel MOSFET

## IRLR3410




Fig 12a. Unclamped Inductive Test Circuit




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit

## N-Channel MOSFET

## IRLR3410

## ■ Peak Diode Recovery dv/dt Test Circuit




Fig 14. For N-Channel HEXFETS