

IRLI3803PbF


HEXFET® Power MOSFET

- Logic-Level Gate Drive
- Advanced Process Technology
- Ultra Low On-Resistance
- Isolated Package
- High Voltage Isolation = 2.5KV RMS ⑤
- Sink to Lead Creepage Dist. = 4.8mm
- Fully Avalanche Rated
- Lead-Free


Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-220 Fullpak eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heatsink using a single clip or by a single screw fixing.



$V_{DS} = 30V$
 $R_{DS(on)} = 0.006\Omega$
 $I_D = 76A$



Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 5.0V$	76	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 5.0V$	54	
I_{DM}	Pulsed Drain Current ①⑥	470	
$P_D @ T_C = 25^\circ C$	Power Dissipation	63	W
	Linear Derating Factor	0.42	W/°C
V_{GS}	Gate-to-Source Voltage	± 16	V
E_{AS}	Single Pulse Avalanche Energy ②⑥	610	mJ
I_{AR}	Avalanche Current ①⑥	71	A
E_{AR}	Repetitive Avalanche Current ①	6.3	mJ
dv/dt	Peak Diode Recovery dv/dt ③⑥	5.0	V/ns
T_J	Operating Junction and	-55 to + 175	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 screw.	10 lbf•in (1.1N•m)	

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	—	2.4	°C/W
$R_{\theta JA}$	Junction-to-Ambient	—	—	65	

IRLI3803PbF

International
IR Rectifier

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	30	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.052	—	$V/^\circ C$	Reference to $25^\circ C, I_D = 1mA$ ⑥
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	—	0.006	Ω	$V_{GS} = 10V, I_D = 40A$ ④
		—	—	0.009		$V_{GS} = 4.5V, I_D = 34A$ ④
$V_{GS(th)}$	Gate Threshold Voltage	1.0	—	—	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
g_{fs}	Forward Transconductance	55	—	—	S	$V_{DS} = 25V, I_D = 71A$ ⑥
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	$V_{DS} = 30V, V_{GS} = 0V$
		—	—	250		$V_{DS} = 24V, V_{GS} = 0V, T_J = 150^\circ C$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 16V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -16V$
Q_g	Total Gate Charge	—	—	140	nC	$I_D = 71A$
Q_{gs}	Gate-to-Source Charge	—	—	41		$V_{DS} = 24V$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	78		$V_{GS} = 4.5V$, See Fig. 6 and 13 ④⑥
$t_{d(on)}$	Turn-On Delay Time	—	14	—	ns	$V_{DD} = 15V$
t_r	Rise Time	—	230	—		$I_D = 71A$
$t_{d(off)}$	Turn-Off Delay Time	—	29	—		$R_G = 1.3\Omega, V_{GS} = 4.5V$
t_f	Fall Time	—	35	—		$R_D = 0.20\Omega$, See Fig. 10 ④⑥
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.)
L_S	Internal Source Inductance	—	7.5	—		from package and center of die contact
C_{iss}	Input Capacitance	—	5000	—	pF	$V_{GS} = 0V$
C_{oss}	Output Capacitance	—	1800	—		$V_{DS} = 25V$
C_{rss}	Reverse Transfer Capacitance	—	880	—		$f = 1.0MHz$, See Fig. 5⑥
C	Drain to Sink Capacitance	—	12	—		$f = 1.0MHz$

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	76	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①⑥	—	—	470		
V_{SD}	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ C, I_S = 40A, V_{GS} = 0V$ ④
t_{rr}	Reverse Recovery Time	—	120	180	ns	$T_J = 25^\circ C, I_F = 71A$
Q_{rr}	Reverse Recovery Charge	—	450	680	nC	$di/dt = 100A/\mu s$ ④⑥

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
 ② $V_{DD} = 15V$, starting $T_J = 25^\circ C$, $L = 180\mu H$
 $R_G = 25\Omega$, $I_{AS} = 71A$. (See Figure 12)
 ③ $I_{SD} \leq 71A$, $di/dt \leq 130A/\mu s$, $V_{DD} \leq V_{(BR)DSS}$, $T_J \leq 175^\circ C$
 ④ Pulse width $\leq 300\mu s$; duty cycle $\leq 2\%$.
 ⑤ $t = 60s$, $f = 60Hz$
 ⑥ Uses IRL3803 data and test conditions




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics





Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit





Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit

The diagram shows a Class-AB push-pull amplifier circuit. It consists of two NPN bipolar junction transistors in a push-pull configuration. The bases of the transistors are driven by a differential-mode signal from a transformer. The primary of this transformer is connected to a square-wave voltage source through a resistor. The secondary of the transformer is connected to the bases of the two transistors. The emitters of both transistors are connected to a common ground. The collector of the top transistor is connected to a positive supply rail (+) through a resistor. The collector of the bottom transistor is connected to a negative supply rail (-) through a resistor. A current transformer is placed in series with the collector of the bottom transistor to sense the current. The secondary of this current transformer is connected to a load resistor, which is then connected to ground. The output voltage is taken across the load resistor. The circuit is designed for low stray inductance, a ground plane, and low leakage inductance.

Circuit Layout Considerations

- Low Stray Inductance
- Ground Plane
- Low Leakage Inductance

Current Transformer

- dv/dt controlled by R_G
- I_{SD} controlled by Duty Factor "D"
- D.U.T. - Device Under Test

**** Use P-Channel Driver for P-Channel Measurements**





Fig -14 For N Channel HEXFETS

IRLI3803PbF

International
IOR Rectifier

TO-220 Full-Pak Package Outline


Dimensions are shown in millimeters (inches)



TO-220 Full-Pak Part Marking Information

EXAMPLE: THIS IS AN IRFI840G
WITH ASSEMBLY
LOT CODE 3432
ASSEMBLED ON WW 24 1999
IN THE ASSEMBLY LINE "K"

Note: "P" in assembly line
position indicates "Lead-Free"



Data and specifications subject to change without notice.

International
IOR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 07/04

www.irf.com