

PD-94764P

# IRHLUB7970Z4 (JANSR2N7626UB)

Radiation Hardened Logic Level Power MOSFET Surface Mount (UB) -60V, -0.53A, P-channel, R7 Technology

#### Features

- 5V CMOS and TTL compatible
- Single event effect (SEE) hardened
- Fast switching
- Low total gate charge
- Simple drive requirements
- Hermetically sealed
- Light weight
- Surface mount
- ESD rating: Class 0B per MIL-STD-750, Method 1020

### **Potential Applications**


- DC-DC converter
- Motor drives

#### **Product Validation**

Qualified according to MIL-PRF-19500 for space applications

#### Description

IR HiRel R7 Logic Level Power MOSFETs provide simple solution to interfacing CMOS and TTL control circuits to power devices in space and other radiation environments. The threshold voltage remains within acceptable operating limits over the full operating temperature and post radiation. This is achieved while maintaining single event gate rupture and single event burnout immunity. These devices are used in applications such as current boost low signal source in PWM, voltage comparator and operational amplifiers.



#### **Product Summary**

- **BV**<sub>DSS</sub>: -60V
- I<sub>D</sub>:-0.53A
- $\mathbf{R}_{\text{DS(on), max}}$ : 1.4 $\Omega$
- **Q**<sub>G, max</sub>: 3.6nC
- **REF:** MIL-PRF-19500/745

## Radiation Hardened Logic Level Power MOSFET Surface-Mount (UB)



### Ordering Information

### **Ordering Information**

Part number	Package	Screening Level	<b>TID Level</b>
IRHLUB7970Z4	UB	COTS	100 krad(Si)
JANSR2N7626UB	UB	JANS	100 krad(Si)
IRHLUB7930Z4	UB	COTS	300 krad(Si)
JANSF2N7626UB	UB	JANS	300 krad(Si)
IRHLUBN7970Z4	UBN	COTS	100 krad(Si)
JANSR2N7626UBN	UBN	JANS	100 krad(Si)
IRHLUBN7930Z4	UBN	COTS	300 krad(Si)
JANSF2N7626UBN	UBN	JANS	300 krad(Si)
IRHLUBC7970Z4 UBC		СОТЅ	100 krad(Si)
JANSR2N7626UBC	UBC	JANS	100 krad(Si)
IRHLUBC7930Z4	UBC	COTS	300 krad(Si)
JANSF2N7626UBC	UBC	JANS	300 krad(Si)
IRHLUBCN7970Z4	UBCN	COTS	100 krad(Si)
JANSR2N7626UBCN	UBCN	JANS	100 krad(Si)
IRHLUBCN7930Z4	UBCN	COTS	300 krad(Si)
JANSF2N7626UBCN	UBCN	JANS	300 krad(Si)

### IRHLUB7970Z4 (JANSR2N7626UB) Radiation Hardened Logic Level Power MOSFET Surface-Mount (UB)



#### Table of contents

#### **Table of contents**

Featu	ures	. 1
Poter	ntial Applications	. 1
Prod	uct Validation	. 1
Desci	ription	. 1
Orde	ring Information	. 2
Table	e of contents	. 3
1	Absolute Maximum Ratings	. 4
2	Device Characteristics	. 5
2.1	Electrical Characteristics (Pre-Irradiation)	5
2.2	Source-Drain Diode Ratings and Characteristics (Pre-Irradiation)	
2.3	Thermal Characteristics	6
2.4	Radiation Characteristics	6
2.4.1	Electrical Characteristics — Post Total Dose Irradiation	6
2.4.2	Single Event Effects — Safe Operating Area	7
3	Electrical Characteristics Curves (Pre-irradiation)	. 8
4	Test Circuits (Pre-irradiation)	12
5	Package Outline	13
Revis	sion history	15



**Absolute Maximum Ratings** 

### **1** Absolute Maximum Ratings

#### Table 2 Absolute Maximum Ratings (Pre-Irradiation)

Symbol	Parameter	Value	Unit
$I_{D1} @ V_{GS} = -4.5V, T_{C} = 25^{\circ}C$	Continuous Drain Current	-0.53	А
$I_{D2} @ V_{GS} = -4.5V, T_{C} = 100^{\circ}C$	Continuous Drain Current	-0.33	А
I <sub>DM</sub> @ T <sub>c</sub> = 25°С	Pulsed Drain Current <sup>1</sup>	-2.12	А
$P_{D} @ T_{C} = 25^{\circ}C$	Maximum Power Dissipation	0.57	W
	Linear Derating Factor	0.0045	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	± 10	V
E <sub>AS</sub>	Single Pulse Avalanche Energy <sup>2</sup>	33.5	mJ
I <sub>AR</sub>	Avalanche Current <sup>1</sup>	-0.53	А
E <sub>AR</sub>	Repetitive Avalanche Energy <sup>1</sup>	0.06	mJ
dv/dt	Peak Diode Reverse Recovery <sup>3</sup>	-4.4	V/ns
T <sub>J</sub> T <sub>STG</sub>	Operating Junction and Storage Temperature Range	-55 to +150	°C
	Lead Temperature	300 (for 5s)	
	Weight	43 (Typical)	mg

<sup>&</sup>lt;sup>1</sup> Repetitive Rating; Pulse width limited by maximum junction temperature.

 $<sup>^2</sup>$  V\_{DD} = -25V, starting T\_J = 25°C, L = 238mH, Peak I\_L = -0.53A, V\_{GS} = -10V

 $<sup>^3</sup>$  I\_{SD}  $\leq$  -0.53A,  $di/dt \leq$  -100A/µs, V\_{DD}  $\leq$  -60V, T\_J  $\leq$  150°C

Radiation Hardened Logic Level Power MOSFET Surface-Mount (UB)



**Device Characteristics** 

### 2 Device Characteristics

#### 2.1 Electrical Characteristics (Pre-Irradiation)

#### Table 3 Static and Dynamic Electrical Characteristics @ T<sub>j</sub> = 25°C (Unless Otherwise Specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions		
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	-60		_	V	$V_{GS} = 0V, I_D = -250 \mu A$		
$\Delta {\sf BV}_{\sf DSS}/\Delta {\sf T}_{\sf J}$	Breakdown Voltage Temp. Coefficient	_	-0.055	_	V/°C	Reference to $25^{\circ}$ C, I <sub>D</sub> = -1.0m		
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance	_		1.4	Ω	$V_{GS}$ = -4.5V, $I_{D2}$ = -0.33A <sup>1</sup>		
$V_{GS(th)}$	Gate Threshold Voltage	-1.0		-2.0	V			
$\Delta V_{GS(th)} / \Delta T_J$	Gate Threshold Voltage Coefficient	_	3.1	_	mV/°C	$V_{DS} = V_{GS}, I_D = -250 \mu A$		
Gfs	Forward Transconductance	0.8	_	_	S	$V_{DS}$ = -10V, $I_{D2}$ = -0.33A <sup>1</sup>		
		_	_	-1.0		$V_{DS} = -48V, V_{GS} = 0V$		
DSS	Zero Gate Voltage Drain Current	_	_	-10	μA	$V_{DS} = -48V, V_{GS} = 0V, T_{J} = 125^{\circ}C$		
	Gate-to-Source Leakage Forward	_	_	-100		V <sub>GS</sub> = -10V		
I <sub>GSS</sub>	Gate-to-Source Leakage Reverse	_		100	nA	$V_{GS} = 10V$		
Q <sub>G</sub>	Total Gate Charge	_	_	3.6		I <sub>D1</sub> = -0.53A		
Q <sub>GS</sub>	Gate-to-Source Charge	_	_	1.5	nC	$V_{DS} = -30V$		
Q <sub>GD</sub>	Gate-to-Drain ('Miller') Charge	_	_	1.8		$V_{GS} = -4.5V$		
t <sub>d(on)</sub>	Turn-On Delay Time	_	_	22		I <sub>D1</sub> = -0.53A **		
t <sub>r</sub>	Rise Time	_	_	22		$V_{DD} = -30V$		
t <sub>d(off)</sub>	Turn-Off Delay Time	_	_	27	ns	$R_{G} = 24\Omega$		
t <sub>f</sub>	Fall Time	_		27		$V_{GS} = -5.0V$		
L <sub>s</sub> +L <sub>D</sub>	Total Inductance	_	8.4	_	nH	Measured from center of Drain pad to center of Source pad		
C <sub>iss</sub>	Input Capacitance	_	167	_		$V_{GS} = 0V$		
C <sub>oss</sub>	Output Capacitance	_	43	_	рF	$V_{DS} = -25V$		
C <sub>rss</sub>	Reverse Transfer Capacitance	_	10	_	1	<i>f</i> = 100KHz		
R <sub>G</sub>	Gate Resistance	_	56	_	Ω	<i>f</i> = 1.0MHz, open drain		

\*\* Switching speed maximum limits are based on manufacturing test equipment and capability.

 $<sup>^1</sup>$  Pulse width  $\leq$  300  $\mu s$ ; Duty Cycle  $\leq$  2%



**Device Characteristics** 

### 2.2 Source-Drain Diode Ratings and Characteristics (Pre-Irradiation)

Table 4 Source-Drain Diode Characteristics	
--	--

Symbol	Parameter		Тур.	Typ. Max. Unit		Test Conditions	
ls	Continuous Source Current (Body Diode)	_		-0.53	А		
I <sub>SM</sub>	Pulsed Source Current (Body Diode) <sup>1</sup>	_		-2.12	А		
V <sub>SD</sub>	Diode Forward Voltage	_		-5.0	V	$T_J$ = 25°C, $I_S$ = -0.53A, $V_{GS}$ = 0V <sup>-2</sup>	
t <sub>rr</sub>	Reverse Recovery Time	_		50	ns	T」 = 25°C, I <sub>F</sub> = -0.53A, V <sub>DD</sub> ≤ -25V	
Q <sub>rr</sub>	Reverse Recovery Charge	_		25	nC	di/dt = -100A/µs <sup>2</sup>	
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_{S}+L_{D})$					

#### 2.3 Thermal Characteristics

Table 5 Thermal Resistance

Symbol	Parameter	Min.	Тур.	Max.	Unit
$R_{\theta JA}$	Junction-to-Ambient	_	-	220	°C /M
$R_{ extsf{ heta}JL}$	Junction-to-Lead	_	_	40	°C/W

#### 2.4 Radiation Characteristics

IR HiRel radiation hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at IR HiRel is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 3 and 4) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

#### 2.4.1 Electrical Characteristics – Post Total Dose Irradiation

#### Table 6Electrical Characteristics @ T<sub>J</sub> = 25°C, Post Total Dose Irradiation <sup>3, 4</sup>

C	Baumatan	Up to 300	krad (Si)⁵		Test Conditions	
Symbol	Parameter	Min.	Max.	Unit		
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	-60	_	V	$V_{GS} = 0V, I_{D} = -250 \mu A$	
$V_{GS(th)}$	Gate Threshold Voltage	-1.0	-2.0	V	$V_{DS} = V_{GS}, I_D = -250 \mu A$	
I <sub>GSS</sub>	Gate-to-Source Leakage Forward	—	-100		V <sub>GS</sub> = -10V	
	Gate-to-Source Leakage Reverse	—	100	nA	V <sub>GS</sub> = 10V	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	—	-1.0	μΑ	$V_{DS} = -48V, V_{GS} = 0V$	
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance (TO-39) <sup>2</sup>	_	1.36	Ω	$V_{GS} = -4.5V$ , $I_{D2} = -0.33A$	
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance (UB) <sup>2</sup>	_	1.40	Ω	$V_{GS} = -4.5V, I_{D2} = -0.33A$	
V <sub>SD</sub>	Diode Forward Voltage	_	-5.0	V	$V_{GS} = 0V, I_F = -0.53A$	

<sup>&</sup>lt;sup>1</sup> Repetitive Rating; Pulse width limited by maximum junction temperature.

 $<sup>^2</sup>$  Pulse width  $\leq$  300  $\mu s$ ; Duty Cycle  $\leq$  2%

 $<sup>^{3}</sup>$  Total Dose Irradiation with V<sub>GS</sub> Bias. V<sub>GS</sub> = -10V applied and V<sub>DS</sub> = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

<sup>&</sup>lt;sup>4</sup> Total Dose Irradiation with V<sub>DS</sub> Bias. V<sub>DS</sub> = -48V applied and V<sub>GS</sub> = 0 during irradiation per MlL-STD-750, Method 1019, condition A.

<sup>&</sup>lt;sup>5</sup> Part numbers: IRHLUB7970Z4 (JANSR2N7626UB), IRHLUB7930Z4 (JANSF2N7626UB), IRHLUBN7970Z4 (JANSR2N7626UBN), IRHLUBN7930Z4 (JANSF2N7626UBN), IRHLUBC7970Z4 (JANSR2N7626UBC), IRHLUBC7930Z4 (JANSF2N7626UBC), IRHLUBCN7970Z4 (JANSR2N7626UBCN), IRHLUBCN7930Z4 (JANSF2N7626UBCN)

#### Radiation Hardened Logic Level Power MOSFET Surface-Mount (UB)



**Device Characteristics** 

### 2.4.2 Single Event Effects – Safe Operating Area

IR HiRel radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. 1 and Table 7.

LET Energy Range V <sub>DS</sub> (V)								
(MeV·cm²/mg)	(MeV)	(µm)	$V_{GS} = 0V$	$V_{GS} = 2V$	$V_{GS} = 4V$	$V_{GS} = 5V$	V <sub>GS</sub> = 6V	$V_{GS} = 7V$
38 ± 5%	300 ± 7.5%	38 ± 7.5%	-60	-60	-60	-60	-60	-50
62 ± 5%	355 ± 7. 5%	33 ± 7.5%	-60	-60	-60	-60	-60	_
85 ± 5%	380 ± 7.5%	29 ± 7.5%	-60	-60	-60	-60	_	_

#### Table 7 Typical Single Event Effects Safe Operating Area





Figure 1 Typical Single Event Effect, Safe Operating Area


3

#### Radiation Hardened Logic Level Power MOSFET Surface-Mount (UB)




**Electrical Characteristics Curves (Pre-irradiation)** 







#### Radiation Hardened Logic Level Power MOSFET Surface-Mount (UB)












### IRHLUB7970Z4 (JANSR2N7626UB) Radiation Hardened Logic Level Power MOSFET Surface-Mount (UB)








Figure 12 Typical Source-Drain Current Vs. Diode Forward Voltage

Figure 13 Maximum Drain Current Vs. Case Temperature

### IRHLUB7970Z4 (JANSR2N7626UB) Radiation Hardened Logic Level Power MOSFET Surface-Mount (UB)






Figure 15 Maximum Avalanche Energy Ve Junction Temperature





Figure 16 Maximum Effective Transient Thermal Impedance, Junction-to-Ambient


**Radiation Hardened Logic Level Power MOSFET Surface-Mount (UB)** 





**Test Circuits (Pre-irradiation)** 

#### **Test Circuits (Pre-irradiation)** 4






















Figure 20 **Unclamped Inductive Waveform** 




Package Outline

### 5 Package Outline

#### Note: For the most updated package outline, please see the website: <u>UB</u> Case Outline and Dimensions - UB (Shielded Metal Lid Connected to 4th Pad)



#### Note: For the most updated package outline, please see the website: <u>UBN</u> Case Outline and Dimensions - UBN (Isolated Metal Lid, No 4th Pad)







#### Package Outline

Note: For the most updated package outline, please see the website: UBC

### Case Outline and Dimensions - UBC (Shielded Ceramic Lid Connected to 4th Pad)



Note: For the most updated package outline, please see the website: <u>UBCN</u> Case Outline and Dimensions - UBCN (Isolated Ceramic Lid, No 4th Pad)





#### **Revision history**

## **Revision history**

Document version	Date of release	Description of changes			
	11/11/2003	Datasheet (PD-94764)			
Rev A	04/02/2004	Updated swtchtime test condition			
Rev B	07/21/2004	Updated based on ECN-11866			
Rev C	09/03/2004	Updated based on ECN-12213			
Rev D	06/17/2005	Updated based on ECN-13068			
Rev E	09/09/2005	Updated based on ECN-13390			
Rev F	01/31/2006	Updated Feature-page1			
Rev G	01/19/2007	Updated based on ECN-14447			
Rev H	06/12/2007	Added 2N7626UB-page1			
Rev I	05/14/2009	Updated based on ECN-16472			
Rev J	08/25/2009	Updated typo Pch from N ch			
Rev K	01/29/2010	Updated fig 1,2,3,5,6			
Rev L	09/16/2010	Updated based on ECN-17302			
Rev M	08/13/2019	Updated based on ECN-1120_07306			
Rev N	01/13/2020	Updated based on ECN-1120_07601			
Rev O	04/27/2021	Updated based on ECN-1120_08548			
Rev P	08/12/2022	Updated based on ECN-1120_09174			

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

#### Edition 2022-08-12

Published by

International Rectifier HiRel Products, Inc.

An Infineon Technologies company

El Segundo, California 90245 USA

© 2022 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

**Document reference** 

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest International Rectifier HiRel Products, Inc., an Infineon Technologies company, office.

International Rectifier HiRel Components may only be used in life-support devices or systems with the expressed written approval of International Rectifier HiRel Products, Inc., an Infineon Technologies company, if failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety and effectiveness of that device or system.

Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.