


- Ultra Low On-Resistance
- P-Channel
- Surface Mount (IRFR9120N)
- Straight Lead (IRFU9120N)
- Advanced Process Technology
- Fast Switching
- Fully Avalanche Rated
- Lead-Free



$$V_{DS} = -100V$$


$$R_{DS(on)} = 0.48\Omega$$

$$I_D = -6.6A$$

### Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The D-Pak is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.



D-Pak  
TO-252AA

I-Pak  
TO-251AA


### Absolute Maximum Ratings

|                           | Parameter                                 | Max.                   | Units |
|---------------------------|-------------------------------------------|------------------------|-------|
| $I_D @ T_C = 25^\circ C$  | Continuous Drain Current, $V_{GS} @ -10V$ | -6.6                   | A     |
| $I_D @ T_C = 100^\circ C$ | Continuous Drain Current, $V_{GS} @ -10V$ | -4.2                   |       |
| $I_{DM}$                  | Pulsed Drain Current ①                    | -26                    |       |
| $P_D @ T_C = 25^\circ C$  | Power Dissipation                         | 40                     | W     |
|                           | Linear Derating Factor                    | 0.32                   | W/°C  |
| $V_{GS}$                  | Gate-to-Source Voltage                    | $\pm 20$               | V     |
| $E_{AS}$                  | Single Pulse Avalanche Energy②            | 100                    | mJ    |
| $I_{AR}$                  | Avalanche Current③                        | -6.6                   | A     |
| $E_{AR}$                  | Repetitive Avalanche Energy①              | 4.0                    | mJ    |
| $dv/dt$                   | Peak Diode Recovery $dv/dt$ ③             | -5.0                   | V/ns  |
| $T_J$                     | Operating Junction and                    | -55 to + 150           | °C    |
| $T_{STG}$                 | Storage Temperature Range                 |                        |       |
|                           | Soldering Temperature, for 10 seconds     | 300 (1.6mm from case ) |       |


### Thermal Resistance

|                 | Parameter                         | Typ. | Max. | Units |
|-----------------|-----------------------------------|------|------|-------|
| $R_{\theta JC}$ | Junction-to-Case                  | ---  | 3.1  | °C/W  |
| $R_{\theta JA}$ | Junction-to-Ambient (PCB mount)** | ---  | 50   |       |
| $R_{\theta JA}$ | Junction-to-Ambient               | ---  | 110  |       |







**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature

# IRFR/U9120NPbF


International  
**IR** Rectifier




**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs. Case Temperature



**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case

# IRFR/U9120NPbF


International  
**IOR** Rectifier




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms



**Fig 13a.** Basic Gate Charge Waveform



**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current



**Fig 13b.** Gate Charge Test Circuit

**Circuit Layout Considerations**

- Low Stray Inductance
- Ground Plane
- Low Leakage Inductance Current Transformer

**dv/dt controlled by  $R_G$**

**$I_{SD}$  controlled by Duty Factor "D"**

**D.U.T. - Device Under Test**

The timing diagram illustrates the relationship between the driver gate drive and the device's internal signals during switching transitions. The four waveforms are:

- ① Driver Gate Drive:** A square wave with pulse width (P.W.) and period. The duty cycle is given by  $D = \frac{P.W.}{Period}$ . The gate-source voltage is  $V_{GS}=10V$  \*\*\*.
- ② D.U.T.  $I_{SD}$  Waveform:** Shows the source-drain current. It includes the reverse recovery current during the turn-off transition, the body diode forward current during the on-state, and the  $di/dt$  slope during the turn-on transition.
- ③ D.U.T.  $V_{DS}$  Waveform:** Shows the drain-source voltage. It includes the re-applied voltage during the on-state, the diode recovery  $dv/dt$  during the turn-off transition, and the forward drop of the body diode during the on-state. The voltage levels  $V_{DD}$  and  $V_{SD}$  are indicated.
- ④ Inductor Current:** Shows the inductor current with a ripple of  $\leq 5\%$  and an average value  $I_{sb}$ .

**Fig 14. For P-Channel HEXFETS**

International  
**IOR** Rectifier

Dimensions are shown in millimeters (inches)




Diagram illustrating the markings on the package:


- INTERNATIONAL RECTIFIER LOGO**: Points to the IR logo on the package.
- PART NUMBER**: Points to the **IRF120** marking.
- DATE CODE**: Points to the **P916A** marking.
- PRODUCT (OPTIONAL)**: Points to the **34** marking.
- YEAR 9 = 1999**: Points to the **12** marking.
- WEEK 16**: Points to the **12** marking.
- A = ASSEMBLY SITE CODE**: Points to the **12** marking.



## IRFR/U9120NPbF

## I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)



- NOTES:

1 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.

2 DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

3 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.

4 THERMAL PAD CONTOUR OPTION WITHIN DIMENSION b4, L2, E1 & D1.

5 LEAD DIMENSION UNCONTROLLED IN L3.

 DIMENSION b1, b3 APPLY TO BASE METAL ONLY.  
OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA.

CONTROLLING DIMENSION : INCHES.

| SYMBOL | DIMENSIONS  |      |           |       | NOTES |
|--------|-------------|------|-----------|-------|-------|
|        | MILLIMETERS |      | INCHES    |       |       |
|        | MIN.        | MAX. | MIN.      | MAX.  |       |
| A      | 2.18        | 2.39 | 0.086     | .094  |       |
| A1     | 0.89        | 1.14 | 0.035     | 0.045 |       |
| b      | 0.64        | 0.89 | 0.025     | 0.035 |       |
| b1     | 0.64        | 0.79 | 0.025     | 0.031 | 4     |
| b2     | 0.76        | 1.14 | 0.030     | 0.045 |       |
| b3     | 0.76        | 1.04 | 0.030     | 0.041 |       |
| b4     | 5.00        | 5.46 | 0.195     | 0.215 |       |
| c      | 0.46        | 0.61 | 0.018     | 0.024 | 4     |
| c1     | 0.41        | 0.56 | 0.016     | 0.022 |       |
| c2     | 0.46        | 0.86 | 0.018     | 0.035 |       |
| D      | 5.97        | 6.22 | 0.235     | 0.245 | 3, 4  |
| D1     | 5.21        | —    | 0.205     | —     | 4     |
| E      | 6.35        | 6.73 | 0.250     | 0.265 | 3, 4  |
| e      | 4.32        | —    | 0.170     | —     | 4     |
| e1     | 2.29        |      | 0.090 BSC |       |       |
| L      | 8.89        | 9.60 | 0.350     | 0.380 |       |
| L1     | 1.91        | 2.29 | 0.075     | 0.090 |       |
| L2     | 0.89        | 1.27 | 0.035     | 0.050 | 4     |
| L3     | 1.14        | 1.52 | 0.045     | 0.060 | 5     |
| ø1     | 0"          | 15"  | 0"        | 15"   |       |

### LEAD ASSIGNMENTS

## HEXFET


- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN

## I-Pak (TO-251AA) Part Marking Information

EXAMPLE: THIS IS AN IRFU120  
WITH ASSEMBLY  
LOT CODE 5678  
ASSEMBLED ON WW 19, 1999  
IN THE ASSEMBLY LINE "A"

**Note:** "P" in assembly line position indicates "Lead-Free"

INTERNATIONAL  
RECTIFIER  
LOGO



ASSEMBLY  
LOT CODE

PART NUMBER

DATE CODE


YEAR 9 = 1999

WEEK 19

LINE A

OR

INTERNATIONAL  
RECTIFIER  
LOGO



ASSEMBLY  
LOT CODE

PART NUMBER

DATE CODE

P = DESIGNATES LEAD-FREE  
PRODUCT (OPTIONAL)

YEAR 9 = 1999

WEEK 19


A= ASSEMBLY SITE CODE

# IRFR/U9120NPbF

International  
**IR** Rectifier


## D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



### NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



### NOTES :

1. OUTLINE CONFORMS TO EIA-481.

Data and specifications subject to change without notice.

International  
**IR** Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information.12/04