


IRFN340SMD

MECHANICAL DATA

Dimensions in mm (inches)



SMD1 PACKAGE

Pad 1 – Source

Pad 2 – Drain

Pad 3 – Gate

N-CHANNEL
POWER MOSFET BV_{DSS} 400V $I_{D(cont)}$ 10A $R_{DS(on)}$ 0.55Ω

FEATURES

- HERMETICALLY SEALED SURFACE MOUNT PACKAGE
- SMALL FOOTPRINT – EFFICIENT USE OF PCB SPACE.
- SIMPLE DRIVE REQUIREMENTS
- LIGHTWEIGHT
- HIGH PACKING DENSITIES

Note: IRFxxxSM also available with pins 1 and 3 reversed.

ABSOLUTE MAXIMUM RATINGS ($T_{case} = 25^{\circ}C$ unless otherwise stated)

V_{GS}	Gate – Source Voltage	±20V
I_D	Continuous Drain Current ($V_{GS} = 0$, $T_{case} = 25^{\circ}C$)	10A
I_D	Continuous Drain Current ($V_{GS} = 0$, $T_{case} = 100^{\circ}C$)	6A
I_{DM}	Pulsed Drain Current ¹	40A
P_D	Power Dissipation @ $T_{case} = 25^{\circ}C$	125W
	Linear Derating Factor	1.0W/°C
E_{AS}	Single Pulse Avalanche Energy ²	650mJ
I_{AR}	Avalanche Energy ¹	10A
E_{AR}	Repetitive Avalanche Energy ¹	12.5mJ
dv/dt	Peak Diode Recovery ³	4.0V/ns
T_J, T_{stg}	Operating and Storage Temperature Range	–55 to 150°C
T_L	Package Mounting Surface Temperature (for 5 sec)	300°C
$R_{\theta JC}$	Thermal Resistance Junction to Case	1.0°C/W
$R_{\theta J-PCB}$	Thermal Resistance Junction to PCB (Typical)	TBD

- Notes**
- 1) Repetitive Rating – Pulse width limited by maximum junction temperature.
 - 2) @ $V_{DD} = 50V$, Starting $T_J = 25^{\circ}C$, $E_{AS} = [0.5 * L * (I_L^2) * [BV_{DSS}/(BV_{DSS}-V_{DD})]]$, Peak $I_L = 10A$ $V_{GS} = 10V$, $25 \leq R_G \leq 200\Omega$
 - 3) $I_{SD} \leq 10A$, $di/dt \leq 120A/\mu s$, $V_{DD} \leq BV_{DSS}$, $T_J \leq 150^{\circ}C$
 - 4) Pulse Test: Pulse Width $\leq 300ms$, $\delta \leq 2\%$

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise stated)

Parameter		Test Conditions		Min.	Typ.	Max.	Unit
STATIC ELECTRICAL RATINGS							
BV _{DSS}	Drain – Source Breakdown Voltage	V _{GS} = 0	I _D = 1mA	400			V
ΔBV _{DSS} ΔT _J	Temperature Coefficient of Breakdown Voltage	Reference to 25°C I _D = 1mA			0.46		V/°C
R _{DS(on)}	Static Drain – Source On–State Resistance ⁴	V _{GS} = 10V	I _D = 6A			0.55	Ω
		V _{GS} = 10V	I _D = 10A			0.70	
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS}	I _D = 250μA	2		4	V
g _{fs}	Forward Transconductance ⁴	V _{DS} ≥ 15V	I _{DS} = 6A	4.9			S(Ω)
I _{DSS}	Zero Gate Voltage Drain Current	V _{GS} = 0	V _{DS} = 0.8BV _{DSS}			25	μA
			T _J = 125°C			250	
I _{GSS}	Forward Gate – Source Leakage	V _{GS} = 20V				100	nA
I _{GSS}	Reverse Gate – Source Leakage	V _{GS} = –20V				–100	
DYNAMIC CHARACTERISTICS							
C _{iss}	Input Capacitance	V _{GS} = 0			1400		pF
C _{oss}	Output Capacitance	V _{DS} = 25V			3500		
C _{rss}	Reverse Transfer Capacitance	f = 1MHz			2300		
Q _g	Total Gate Charge ¹	V _{GS} = 10V I _D = 10A		32		65	nC
Q _{gs}	Gate – Source Charge ¹	V _{DS} = 0.5BV _{DSS}		2.2		10.0	
Q _{gd}	Gate – Drain (“Miller”) Charge ¹			13.8		40.5	
t _{d(on)}	Turn–On Delay Time	V _{DD} = 200V I _D = 10A R _G = 9.1Ω V _{GS} = 10V				2.5	ns
t _r	Rise Time					92	
t _{d(off)}	Turn–Off Delay Time					79	
t _f	Fall Time					58	
SOURCE – DRAIN DIODE CHARACTERISTICS							
I _S	Continuous Source Current					10	A
I _{SM}	Pulse Source Current ¹					40	
V _{SD}	Diode Forward Voltage ⁴	I _S = 10A T _J = 25°C V _{GS} = 0				1.5	V
t _{rr}	Reverse Recovery Time ⁴	I _F = 10A T _J = 25°C				600	ns
Q _{rr}	Reverse Recovery Charge ⁴	d _i / d _t ≤ 100A/μs V _{DD} ≤ 50V				5.6	μC
t _{on}	Forward Turn–On Time			Negligible			
PACKAGE CHARACTERISTICS							
L _D	Internal Drain Inductance (from centre of drain pad to die)				2.0		nH
L _S	Internal Source Inductance (from centre of source pad to end of source bond wire)				6.5		