


HEXFET® TRANSISTORS

IRFJ140

N-CHANNEL POWER MOSFETs



IRFJ141

IRFJ142

IRFJ143

100 Volt, 0.085 Ohm HEXFET

The HEXFET® technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry and unique processing of the HEXFET design achieve very low on-state resistance combined with high transconductance and great device ruggedness.

The HEXFET transistors also feature all of the well established advantages of MOSFETs such as voltage control, very fast switching, ease of paralleling, and temperature stability of the electrical parameters.

They are well suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers, and high energy pulse circuits.



Features:

- Fast Switching
- Low Drive Current
- Ease of Paralleling
- Excellent Temperature Stability

Product Summary

Part Number	V _{DS}	R _{DS(on)}	I _D
IRFJ140	100V	0.085Ω	15A
IRFJ141	60V	0.085Ω	15A
IRFJ142	100V	0.11Ω	10A
IRFJ143	60V	0.11Ω	10A

CASE STYLE AND DIMENSIONS




Conforms to JEDEC Case Style TO-213AA (TO-66)
Dimensions in Millimeters and (Inches)

Parameter		IRFJ140	IRFJ141	IRFJ142	IRFJ143	Units
V_{DS}	Drain - Source Voltage ①	100	60	100	60	V
V_{DGR}	Drain - Gate Voltage ($R_{GS} = 20\text{ k}\Omega$) ①	100	60	100	60	V
$I_D @ T_C = 25^\circ\text{C}$	Continuous Drain Current *	15	15	10	10	A
$I_D @ T_C = 100^\circ\text{C}$	Continuous Drain Current *	13	13	8.0	8.0	A
I_{DM}	Pulsed Drain Current ③	60	60	40	40	A
V_{GS}	Gate - Source Voltage	± 20				V
$P_D @ T_C = 25^\circ\text{C}$	Max. Power Dissipation	70 (See Fig. 14)				W
	Linear Derating Factor	0.55 (See Fig. 14)				W/K ④
I_{LM}	Inductive Current, Clamped	(See Fig. 15 and 16) $L = 100\mu\text{H}$				A
		60	60	40	40	
T_J T_{stg}	Operating Junction and Storage Temperature Range	-55 to 150				$^\circ\text{C}$
	Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)				$^\circ\text{C}$

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain - Source Breakdown Voltage	IRFJ140 IRFJ142	100	—	—	V	$V_{GS} = 0\text{V}$
	IRFJ141 IRFJ143	60	—	—	V	$I_D = 250\mu\text{A}$
$V_{GS(th)}$ Gate Threshold Voltage	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS}$, $I_D = 250\mu\text{A}$
I_{GSS} Gate - Source Leakage Forward	ALL	—	—	100	nA	$V_{GS} = 20\text{V}$
I_{GSS} Gate - Source Leakage Reverse	ALL	—	—	-100	nA	$V_{GS} = -20\text{V}$
I_{DSS} Zero Gate Voltage Drain Current	ALL	—	—	250	μA	$V_{DS} = \text{Max. Rating}$, $V_{GS} = 0\text{V}$
		—	—	1000	μA	$V_{DS} = \text{Max. Rating} \times 0.8$, $V_{GS} = 0\text{V}$, $T_C = 125^\circ\text{C}$
$I_{D(on)}$ On-State Drain Current ②	IRFJ140 IRFJ141	15	—	—	A	$V_{DS} > I_{D(on)} \times R_{DS(on)max.}$, $V_{GS} = 10\text{V}$
	IRFJ142 IRFJ143	10	—	—	A	
$R_{DS(on)}$ Static Drain-Source On-State Resistance ②	IRFJ140 IRFJ141	—	0.07	0.085	Ω	$V_{GS} = 10\text{V}$, $I_D = 10\text{A}$
	IRFJ142 IRFJ143	—	0.09	0.11	Ω	
g_{fs} Forward Transconductance ②	ALL	6.0	10	—	S (Ω)	$V_{DS} > I_{D(on)} \times R_{DS(on)max.}$, $I_D = 10\text{A}$
C_{iss} Input Capacitance	ALL	—	1275	1600	pF	$V_{GS} = 0\text{V}$, $V_{DS} = 25\text{V}$, $f = 1.0\text{ MHz}$ See Fig. 10
C_{oss} Output Capacitance	ALL	—	550	800	pF	
C_{rss} Reverse Transfer Capacitance	ALL	—	160	300	pF	
$t_{d(on)}$ Turn-On Delay Time	ALL	—	16	30	ns	$V_{DD} = 30\text{V}$, $I_D = 10\text{A}$, $Z_\theta = 4.7\Omega$ See Fig. 17 (MOSFET switching times are essentially independent of operating temperature.)
t_r Rise Time	ALL	—	27	60	ns	
$t_{d(off)}$ Turn-Off Delay Time	ALL	—	38	80	ns	
t_f Fall Time	ALL	—	14	30	ns	
Q_g Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	—	38	60	nC	$V_{GS} = 10\text{V}$, $I_D = 26\text{A}$, $V_{DS} = 0.8\text{ Max. Rating}$. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)
Q_{gs} Gate-Source Charge	ALL	—	17	—	nC	
Q_{gd} Gate-Drain ("Miller") Charge	ALL	—	21	—	nC	
L_D Internal Drain Inductance	ALL	—	5.0	—	nH	Measured between the contact screw on header that is closer to source and gate pins and center of die.
L_S Internal Source Inductance	ALL	—	12.5	—	nH	Measured from the source pin, 6 mm (0.25 in.) from header and source bonding pad.

Modified MOSFET symbol showing the internal device inductances.



Thermal Resistance

R_{thJC} Junction-to-Case	ALL	—	—	1.8	K/W ④	
R_{thCS} Case-to-Sink	ALL	—	0.2	—	K/W ④	Mounting surface flat, smooth, and greased.
R_{thJA} Junction-to-Ambient	ALL	—	—	50	K/W ④	Typical socket mount

* I_D LIMITED BY PIN DIMENSION

I_S	Continuous Source Current (Body Diode)	IRFJ140	—	—	15	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
		IRFJ141	—	—	10	A	
I_{SM}	Pulse Source Current (Body Diode) ③	IRFJ140	—	—	40	A	
		IRFJ141	—	—	40	A	
V_{SD}	Diode Forward Voltage ②	IRFJ140	—	—	2.5	V	$T_C = 25^\circ\text{C}, I_S = 15\text{A}, V_{GS} = 0\text{V}$
		IRFJ141	—	—	2.3	V	$T_C = 25^\circ\text{C}, I_S = 15\text{A}, V_{GS} = 0\text{V}$
t_{rr}	Reverse Recovery Time	ALL	—	500	—	ns	$T_J = 150^\circ\text{C}, I_F = 15\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$
Q_{RR}	Reverse Recovered Charge	ALL	—	2.9	—	μC	$T_J = 150^\circ\text{C}, I_F = 15\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$
t_{on}	Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				


① $T_J = 25^\circ\text{C}$ to 150°C . ② Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.④ $\text{K/W} = ^\circ\text{C/W}$
 $\text{W/K} = \text{W}/^\circ\text{C}$ ③ Repetitive Rating: Pulse width limited
by max. junction temperature.
See Transient Thermal Impedance Curve (Fig. 5).

Fig. 1 – Typical Output Characteristics




Fig. 2 – Typical Transfer Characteristics




Fig. 3 – Typical Saturation Characteristics














Fig. 4 – Maximum Safe Operating Area








Fig. 15 – Clamped Inductive Test Circuit




Fig. 16 – Clamped Inductive Waveforms




Fig. 17 – Switching Time Test Circuit




Fig. 18 – Gate Charge Test Circuit