


FEATURES

- Avalanche Rugged Technology
- Rugged Gate Oxide Technology
- Lower Input Capacitance
- Extended Safe Operating Area
- Lower Leakage Current: 10µA (Max.) @ VDS=250V
- Lower $R_{DS(ON)}$: 0.327 Ω(Typ.)

 $BV_{DSS}=250V$
 $R_{DS(on)}=0.45\Omega$
 $I_D=8.1A$

TO-220



1. Gate 2. Drain 3. Source

Absolute Maximum Ratings

Symbol	Characteristic	Value	Units
V_{DSS}	Drain-to-Source Voltage	250	V
I_D	Continuous Drain Current ($T_c=25^\circ C$)	8.1	A
	Continuous Drain Current ($T_c=100^\circ C$)	5.1	
I_{DM}	Drain Current-Pulsed (1)	32	A
V_{GS}	Gate-to-Source Voltage	± 30	V
E_{AS}	Single Pulsed Avalanche Energy (2)	205	mJ
I_{AR}	Avalanche Current (1)	8.1	A
E_{AR}	Repetitive Avalanche Energy (1)	7.4	mJ
dv/dt	Peak Diode Recovery dv/dt (3)	4.8	V/ns
P_D	Total Power Dissipation ($T_c=25^\circ C$)	74	W
	Linear Derating Factor	0.59	W/
T_J, T_{STG}	Operating Junction and Storage Temperature Range	-55 to +150	
	Maximum Lead Temp. for Soldering Purposes, 1/8. from case for 5-seconds	300	

Thermal Resistance

Symbol	Characteristic	Typ.	Max.	Units
R_{eJC}	Junction-to-Case	-	1.69	/W
R_{eCS}	Case-to-Sink	0.5	-	
R_{eJA}	Junction-to-Ambient	-	62.5	

Electrical Characteristics ($T_C=25^\circ C$ unless otherwise specified)

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
BV_{DSS}	Drain-Source Breakdown Voltage	250	-	-	V	$V_{GS}=0V, I_D=250\mu A$
$\Delta BV/\Delta T_J$	Breakdown Voltage Temp. Coeff.	-	0.29	-	V/	$I_D=250\mu A$ See Fig 7
$V_{GS(th)}$	Gate Threshold Voltage	2.0	-	4.0	V	$V_{DS}=5V, I_D=250\mu A$
I_{GSS}	Gate-Source Leakage, Forward	-	-	100	nA	$V_{GS}=30V$
	Gate-Source Leakage, Reverse	-	-	-100		$V_{GS}=-30V$
I_{DSS}	Drain-to-Source Leakage Current	-	-	10	μA	$V_{DS}=250V$
		-	-	100		$V_{DS}=200V, T_C=125^\circ C$
$R_{DS(on)}$	Static Drain-Source On-State Resistance	-	-	0.45	Ω	$V_{GS}=10V, I_D=4.05A$ (4)
g_{fs}	Forward Transconductance	-	6.1	-	mS	$V_{DS}=40V, I_D=4.05A$ (4)
C_{iss}	Input Capacitance	-	730	950	pF	$V_{GS}=0V, V_{DS}=25V, f=1MHz$ See Fig 5
C_{oss}	Output Capacitance	-	110	130		
C_{rss}	Reverse Transfer Capacitance	-	50	60		
$t_{d(on)}$	Turn-On Delay Time	-	13	40	ns	$V_{DD}=125V, I_D=8.1A,$ $R_G=12 \Omega$ See Fig 13 (4) (5)
t_r	Rise Time	-	14	40		
$t_{d(off)}$	Turn-off Delay Time	-	53	120		
t_f	Fall Time	-	21	50		
Q_g	Total Gate Charge	-	30	40	nC	$V_{DS}=200V, V_{GS}=10V, I_D=8.1A$ See Fig 6 & Fig 12 (4)(5)
Q_{gs}	Gate-Source Charge	-	5.8	-		
Q_{gd}	Gate-Drain (.Miller) Charge	-	13.5	-		

Source-Drain Diode Ratings and Characteristics

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
I_s	Continuous Source Current	-	-	8.1	A	Integral reverse pn-diode In the MOSFET
I_{SM}	Pulsed-Source Current (1)	-	-	32		
V_{SD}	Diode Forward Voltage (4)	-	-	1.5	V	$T_J=25^\circ C, I_s=8.1A, V_{GS}=0V$
trr	Reverse Recovery Time	-	190	-	ns	$T_J=25^\circ C, I_F=8.1A$ $dI_F/dt=100A/\mu s$ (4)
Qrr	Reverse Recovery Charge	-	1.28	-		

Notes:

- (1) Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature
- (2) $L=5mH, I_{AS}=8.1A, V_{DD}=50V, R_G=27 \Omega$, Starting $T_J=25^\circ C$
- (3) $I_{SD}\leq 8.1A, di/dt\leq 210A/\mu s, V_{DD}\leq BV_{DSS}$, Starting $T_J=25^\circ C$
- (4) Pulse Test: Pulse Width = $250\mu s$, Duty Cycle $\leq 2\%$
- (5) Essentially Independent of Operating Temperature







Fig 1. Output Characteristics

Fig 3. On-Resistance vs. Drain Current

Fig 5. Capacitance vs. Drain-Source Voltage

Fig 2. Transfer Characteristics

Fig 4. Source-Drain Diode Forward Voltage

Fig 6. Gate Charge vs. Gate-Source Voltage







Fig 7. Breakdown voltage vs. Temperature

Fig 9. Max. Safe Operating Area

Fig 8. On-Resistance vs. Temperature

Fig 10. Max. Drain Current vs. Case Temperature

Fig 11. Thermal Response





Fig 12. Gate Charge Test Circuit & Waveform

Fig 13. Resistive Switching Test Circuit & Waveforms

Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms


Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms

