

IR2137/IR2237(J)(Q)

Features

- Floating channel up to +600V or +1200V
- “soft” over-current shutdown turns off all six outputs
- Integrated high side desaturation circuit
- Controlled “soft” turn on for EMI reduction
- Integrated brake IGBT driver
- Three independent low side COM pins
- Separate pull-up/pull-down output drive pins
- Matched delay outputs
- 3.3V logic compatible
- Under voltage lockout with hysteresis band

Description


The IR2137/IR2237(J)(Q) are a high voltage, high speed 3-phase IGBT driver best suited for AC motor drive applications. Integrated desaturation logic provides ground fault protection as well as other mode of over current protection. Soft shutdown is initiated in the event of any overcurrent/ground fault conditions, and all six outputs are simultaneously turned off. Output drivers have separate turn on/off pins to facilitate independent gate drive impedance with EMI soft turn on. Optimum matched delays between phases, and between high/low side enables small deadtime, thus improving low speed performance. The brake driver eliminates additional circuits.

3-PHASE BRIDGE DRIVER


Product Summary

V _{OFFSET}	600V max. or 1200V max.
I _{O+/-}	220mA / 460mA
V _{OUT}	12.5V - 20V
Brake I _{o+/-}	40mA/80mA
Matched delay	75nsec
Deadtime (typ.)	300 nsec
DESAT Blanking time (typ.)	2.0usec
DESAT input voltage threshold (typ.)	V _{t+} = 5.0V

Packages




64-Lead MQFP



68-Lead PLCC

Typical Connection



IR2137/IR2237(J)(Q)

Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units
V _{S1,2,3}	High side offset voltage	V _{B1,2,3} - 25	V _{B1,2,3} + 0.3	V
V _{B1,2,3}	High side floating supply voltage (IR2137)	-0.3	625	
		(IR2237)	-0.3	
V _{HO}	High side floating output voltage (HOP, HON, HSSD)	V _{S1,2,3} - 0.3	V _{B1,2,3} + 0.3	
V _{CC}	Low side and logic fixed supply voltage	-0.3	25	
V _{SS}	Logic ground	V _{CC} - 25	V _{CC} + 0.3	
V _{LO1,2,3}	Low side output voltage (LOP, LON, LSSD)	V _{LS1,2,3} - 0.3	V _{CC} + 0.3	
V _{IN}	Logic input voltage (HIN, LIN, SD, ITRIP, FLTCLR, BRIN)	V _{SS} - 0.3	(V _{SS} + 15) or (V _{CC} + 0.3) which ever is lower	
V _{FLT}	FAULT output voltage	V _{SS} - 0.3	V _{CC} + 0.3	
V _{DESAT}	DESAT input voltage	V _{S1,2,3} - 0.3	V _{B1,2,3} + 0.3	
V _{BR}	BRAKE output voltage	- 0.3	V _{CC} + 0.3	
V _{LS1,2,3}	Low side output return voltage	V _{CC} - 25	V _{CC} + 0.3	
dV/dt	Allowable offset supply voltage slew rate	—	50	
P _D	Package power dissipation @ T _A ≤ +25°C (MQFP64)	—	2.0	W
		(PLCC68)	3.0	
R _{thJA}	Thermal resistance, junction to ambient (MQFP64)	—	60	°C/W
		(PLCC68)	40	
T _J	Junction temperature	—	150	°C
T _S	Storage temperature	-55	150	
T _L	Lead temperature (soldering, 10 seconds)	—	300	

Recommended Operating Conditions

The Input/Output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to COM. The V_S offset rating is tested with all supplies biased at 15V differential.

Symbol	Definition	Min.	Max.	Units
V _{B1,2,3}	High side floating supply voltage	V _{S1,2,3} + 13	V _{S1,2,3} + 20	V
V _{S1,2,3}	High side floating supply offset voltage (IR2137)	Note 1	600	
		(IR2237)	Note 1	
V _{HO1,2,3}	High side output voltage (HOP, HON, HSSD)	V _{S1,2,3}	V _{S1,2,3} + 20	
V _{LO1,2,3}	Low side output voltage (LOP, LON, LSSD)	V _{LS1,2,3}	V _{CC}	
V _{CC}	Low side and logic fixed supply voltage	12.5	20	
V _{SS}	Logic ground	-5	+5	
V _{IN}	Logic input voltage (HIN, LIN, SD, ITRIP, FLTCLR, BRIN)	V _{SS}	V _{SS} + 5	
V _{BR}	BRAKE output voltage	0	V _{CC}	

Recommended Operating Conditions

The Input/Output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to COM. The V_S offset rating is tested with all supplies biased at 15V differential.

Symbol	Definition	Min.	Max.	Units
V_{FLT}	FAULT output voltage	V_{SS}	V_{CC}	V
$V_{LS1,2,3}$	Low side output return voltage	-5.0	+5.0	
V_{DESAT}	DESAT pin input voltage	$V_{S1,2,3}$	$V_{B1,2,3}$	
T_A	Ambient temperature	-40	125	°C

Note 1: Logic operational for V_S of COM -5 to COM +600V/+1200V. Logic state held for V_S of COM -5V to -COM V_{BS} .

Note 2: All input pins are internally clamped with a 5.2V zener diode.

Static Electrical Characteristics

V_{BIAS} (V_{CC} , $V_{BS1,2,3}$) = 15V and T_A = 25°C unless otherwise specified. The V_{IN} , V_{TH} and I_{IN} parameters are referenced to V_{SS}/COM and are applicable to all six channels (HOP/HON1,2,3 and LOP/LON1,2,3). The V_O and I_O parameters are referenced to $V_{LS1,2,3}$ and $V_{S1,2,3}$ and are applicable to the respective output leads: HO1,2,3 and LO1,2,3. V_{DESAT} and I_{DESAT} parameters are referenced to $V_{S1,2,3}$.

Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions	
V_{CCUV+}	V_{CC} supply undervoltage positive going threshold	10.3	11.4	12.5	V		
V_{CCUV-}	V_{CC} supply undervoltage negative going threshold	9.5	10.4	11.3			
V_{CCUVH}	V_{CC} supply undervoltage lockout hysteresis	—	1.0	—			
V_{BSUV+}	V_{BS} supply undervoltage positive going threshold	10.3	11.4	12.5			
V_{BSUV-}	V_{BS} supply undervoltage negative going threshold	9.5	10.4	11.3			
V_{BSUVH}	V_{BS} supply undervoltage lockout hysteresis	—	1.0	—			
I_{LK}	Offset supply leakage current (IR2137) (IR2237)	—	—	50	μA	$V_{B1,2,3} = V_{S1,2,3} = 600V$	
		—	—	50		$V_{B1,2,3} = V_{S1,2,3} = 1200V$	
I_{QBS}	Quiescent V_{BS} supply current	—	120	200			
I_{QCC}	Quiescent V_{CC} supply current	—	2	6			
V_{IH}	Logic "0" input voltage (OUT=LO) (\overline{HIN} , \overline{LIN} , \overline{ITRIP} , \overline{SD} , \overline{BRIN} , \overline{FLTCLR})	3.15	—	—	V	$V_{CC} = 12.5$ to $20V$	
V_{IL}	Logic "1" input voltage (OUT=HI) (\overline{HIN} , \overline{LIN} , \overline{ITRIP} , \overline{SD} , \overline{BRIN} , \overline{FLTCLR})	—	—	0.8			
V_{t+}	Logic input positive going threshold (\overline{HIN} , \overline{LIN} , \overline{ITRIP} , \overline{SD} , \overline{BRIN} , \overline{FLTCLR})	1.6	2.5	3.1			
V_{t-}	Logic input negative going threshold (\overline{HIN} , \overline{LIN} , \overline{ITRIP} , \overline{SD} , \overline{BRIN} , \overline{FLTCLR})	0.9	1.5	2.4			
V_T	Logic input hysteresis (\overline{HIN} , \overline{LIN} , \overline{ITRIP} , \overline{SD} , \overline{BRIN} , \overline{FLTCLR})	0.7	1.0	—			

IR2137/IR2237(J)(Q)

Static Electrical Characteristics - cont.

V_{BIAS} (V_{CC} , $V_{BS1,2,3}$) = 15V and T_A = 25°C unless otherwise specified. The V_{IN} , V_{TH} and I_{IN} parameters are referenced to V_{SS}/COM and are applicable to all six channels (HOP/HON1,2,3 and LOP/LON1,2,3). The V_O and I_O parameters are referenced to $V_{LS1,2,3}$ and $V_{S1,2,3}$ and are applicable to the respective output leads: HO1,2,3 and LO1,2,3. V_{DESAT} and I_{DESAT} parameters are referenced to $V_{S1,2,3}$

Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions
V_{OH}	High level output voltage, $V_{BIAS} - V_O$ (normal switching) HOP, LOP	—	—	100	mV	$I_O = 1\text{ mA}$
V_{OL}	Low level output voltage, V_O (normal switching) HON, LON	—	—	100		
I_{IN+}	Logic "1" input bias current	—	150	—	μA	$V_{IN} = 0\text{V}$
I_{IN-}	Logic "0" input bias current	—	80	—		$V_{IN} = 5\text{V}$
I_{DESAT+}	"high" DESAT input bias current	—	—	15		$V_{DESAT} = 15\text{V}$
I_{DESAT-}	"low" DESAT input bias current	—	—	.1		$V_{DESAT} = 0\text{V}$
I_{O+}	Output high short circuit pulsed current	220	300	—	mA	$V_O = 0\text{V}$, $V_{IN} = 0\text{V}$ $PW \leq 10\ \mu\text{s}$
I_{O-}	Output low short circuit pulsed current	460	550	—		$V_O = 15\text{V}$, $V_{IN} = 5\text{V}$ $PW \leq 10\ \mu\text{s}$
I_{OBR+}	BR output high short circuit pulsed current	40	75	—		$V_{BR}=0\text{V}$, $V_{BRIN}=0\text{V}$ $PW \leq 10\ \mu\text{s}$
I_{OBR-}	BR output low short circuit pulsed current	80	120	—		$V_{BR}=15\text{V}$, $V_{BRIN}=5\text{V}$ $PW \leq 10\ \mu\text{s}$
V_{OHB}	BR high level output voltage, $V_{BIAS}-V_{BR}$	—	—	300	mV	$I_{BR} = 1\text{mA}$
V_{OLB}	BR low level output voltage, V_{BR}	—	—	150		
$R_{ON,SS}$	Soft shutdown on resistance	—	500	—	Ω	$I_{TRIP} = 0\text{V}$
$R_{ON,FLT}$	FAULT low on resistance	—	60	—		
V_{DESAT+}	High DESAT input threshold voltage	—	5.2	—	V	


AC Electrical Characteristics

VBIAS (VCC, VBS) = 15V, VS1,2,3 = VSS, TA = 25°C and CL = 1000 pF unless otherwise specified.


Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions
Propagation Delay Characteristics						
ton	Turn-on propagation delay	150	400	600	ns	VIN = 0 & 5V VS1,2,3 = 0 to 600V or 1200V HOP=HON,LOP=LON Figure 4
toff	Turn-off propagation delay	150	400	600		
tr	Turn-on rise time	—	115	—		
tf	Turn-off fall time	—	25	—		
tITRIP	ITRIP to output shutdown propagation delay	—	1000	1400		VIN, VDESAT=0 VSD = 5V
tSD	SD to output shutdown propagation delay	—	1200	1500		VIN, VDESAT = 0 VITRIP = 5V, fig. 7
tDESAT1	DESAT to output shutdown propagation delay at HOPx turn-on	1400	2800	4200		VS1,2,3 = 0 to 600V or 1200V VHIN = 0V, VSD, VITRIP = 5V, VDESAT = 15V, fig. 5
tDESAT2	DESAT to output shutdown propagation delay after blanking	600	1150	1700		
tFLT, IT	ITRIP to FAULT output delay	—	800	1100		VIN, VITRIP=0V, VSD = 5V, VDESAT= 0V, fig. 7
tFLTCLR	FLTCLR to FAULT output delay	—	1100	1400		VSD = 5V, VDESAT = 0V, fig. 7
tFLT,DESAT1	DESAT to FAULT output delay propagation delay at HOPx turn-on	—	2500	—		VS1,2,3 = 0 to 600V or 1200V VIN = 0V, VSD, VITRIP = 5V, VDESAT = 15V, Figure 5
tFLT,DESAT2	DESAT to FAULT output delay propagation delay after blanking	—	850	—		
tBL	DESAT blanking time at turn-on	—	2000	—		Figure 4
tonBR	BR output turn-on propagation delay	—	120	200		
toffBR	BR output turn-off propagation delay	—	85	150		
trBR	BR output turn-on rise time	—	300	—		
tfBR	BR output turn-off fall time	—	150	—		
Deadtime/Delay Matching Characteristics						
DT	Deadtime	—	300	—	ns	Figure 6
MDT	Matching delay, max (ton, toff) - min (ton, toff), (ton, toff are applicable to all six channels)	—	0	75		External dead time >400nsec
PM	Output pulse width matching, IPWin - PWoutl (exclude BRIN/BR)	—	0	75		External dead time >400nsec, Fig. 4

IR2137/IR2237(J)(Q)

Functional Block Diagram



Driver Output Circuit Block Diagram



Lead Definitions

Symbol	Description
V _{CC}	Low side and logic supply voltage
V _{SS}	Logic Ground
HIN _{1,2,3}	Logic inputs for high side gate driver outputs (HOP _{1,2,3} /HON _{1,2,3} , out of phase)
LIN _{1,2,3}	Logic inputs for low side gate driver outputs (LOP _{1,2,3} /LON _{1,2,3} , out of phase)
SD	Logic input for shutdown (hard shutdown, level sensitive signal, negative logic)
ITRIP	Logic input for overcurrent shutdown (soft shutdown, edge sensitive, negative signal)
FLTCLR	Logic input for FAULT clear (edge sensitive, negative signal)
BRIN	Logic input for brake driver, out of phase with BR
FAULT	Fault output indicates over current and desaturation shutdown (open drain)
BR	Brake driver output
COM	Brake driver return
V _{B1,2,3}	High side gate drive floating supply
HOP _{1,2,3}	High side driver pull up output
HON _{1,2,3}	High side driver pull down output
HSSD _{1,2,3}	High side soft shutdown output
DESAT _{1,2,3}	IGBT desaturation protection input
V _{S1,2,3}	High voltage floating supply return
LOP _{1,2,3}	Low side driver pull up output
LON _{1,2,3}	Low side driver pull down output
LSSD _{1,2,3}	Low side soft shutdown output
LS _{1,2,3}	Low side driver returns

IR2137/IR2237(J)(Q)



Lead Assignments





Figure 3. Timing Diagram




Figure 4. Switching Time Waveforms




Figure 5. DESAT Timing




Figure 6. Internal Deadtime Timing






Figure 7. SD, ITRIP Timing

Case outlines



IR2137/IR2237(J)(Q)

International
IR Rectifier



NOTES:

1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982
 2. DIMENSIONS SHOWN IN MILLIMETERS [INCHES]
 3. CONTROLLING DIMENSION: INCH.
 4. CONFORMS TO JEDEC OUTLINE MS-018AC.
 5. DATUMS -A-, -B-, -C-, & -D- ARE DETERMINED BY WHERE THE TOP OF THE LEADS EXIT PLASTIC BODY AT MOLD PARTING LINE.
- 6 TO BE MEASURED AT -E- SEATING PLANE.
7 DIMENSIONS DO NOT INCLUDE MOLD FLASH, ALLOWABLE FLASH IS 0.254 [.010].

International
IR Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105
 Data and specifications subject to change without notice. 1/28/2002