International **ISR** Rectifier

Data Sheet No. PD60230 revD IR1150(S)(PbF) IR1150I(S)(PbF)

µPFC ONE CYCLE CONTROL PFC IC

Features

- PFC with IR proprietary "One Cycle Control"
- · Continuous conduction mode (CCM) boost type PFC
- No line voltage sense required
- Programmable switching frequency (50kHz-200kHz)
- Programmable output overvoltage protection
- Brownout and output undervoltage protection
- Cycle-by-cycle peak current limit
- Soft start
- User initiated micropower "Sleep Mode"

- Open loop protection
- Maximum duty cycle limit of 98%
- User programmable fixed frequency operation
- Min. off time of 150-350ns over freq range
- VCC under voltage lockout
- Internally clamped 13V gate drive
- Fast 1.5A peak gate drive
- Micropower startup (<200 μA)
- Latch immunity and ESD protection
- Parts also available Lead-Free

Description

The μ PFC IR1150 is a power factor correction (PFC) control IC designed to operate in continuous conduction mode (CCM) over a wide range input line voltages. The IR1150 is based on IR's proprietary "One Cycle Control" (OCC) technique providing a cost effective solution for PFC.


The proprietary control method allows major reductions in component count, PCB area and design time while delivering the same high system performance as traditional solutions.


The IC is fully protected and eliminates the often noise sensitive line voltage sensing requirements of existing solutions.

The IR1150 features include programmable switching frequency,

programmable dedicated over voltage protection, soft start, cycle- by-cycle peak current limit, brownout, open loop, UVLO and micropower startup current. In addition, for low standby power requirements (Energy Star, 1W Standby, Blue Angel, etc.), the IC can be driven into sleep mode with total current consumption below 200µA, by pulling the OVP pin below 0.62V.

Packages





IR1150(S)/IR1150I(S)(PbF)

Absolute Maximum Ratings

Absolute ma ximum ratin gs i ndicate susta ined limits b eyond which d amage to t he device m ay occ ur. All vo Itages are absolute voltages referenced to COM. Thermal resistance and power dissipation are measured under board mounted and still air conditions.

Parameters	Symbols	Min.	Max.	Units	Remarks
VCC voltage	V _{CC} -0.3		22	V	Not internally clamped
Freq. voltage	V _{FREQ} 0.	3	10.5	V	
ISNS voltage	V _{ISNS} -10		3	V	
OVP/EN voltage	V _{OVP/EN} -0	3	9	V	
VFB voltage	V _{FB} -0.3		10.5	V	
COMP voltage	V _{COMP} -0.3	3	10	V	
Gate voltage	V _{GATE} -0.3	8	18	V	
Continuous gate current	I _{GATE} -5		5	mA	
Max peak gate current	I _{GATEPK} -1.	5	1.5	А	
Junction temperature	T _J -40		150	°C	
Storage temperature	T _S -55		150	°C	
Thermal resistance	R _{0 JA}	— 128		°C/W	SOIC-8
Thermal resistance	RθJA	— 84		°C/W	PDIP-8
Package power dissipation	PD	<u> </u>		mW	SOIC-8 T _{AMB} = 25 °C
	١D	— 100	0	mW	PDIP-8 T _{AMB} = 25 °C
ESD protection	V_{ESD} —		2	kV	Human body model*

Recommended Operating Conditions

Recommended operating conditions for reliable operation with margin

Parameters	Symbols	Min.	Тур.	Max.	Units	Remarks
Supply voltage	VCC	15	18	20	V	
Junction temperature	TJ	-25	_	125	°C	
Ambient temperature	TA	0	_	70	°C	IR1150(S)
Ambient temperature	TA	-25	_	85	°C	IR1150I(S)
Switching frequency	FSW	50	_	200	kHz	

Electrical Characteristics

The electrical characteristics involve the spread of values guaranteed within the specified supply voltage and junction temperature range T_J from -25° C to 125° C. Typical values represent the median values, which are related to 25° C. If not otherwise stated, a supply voltage of V_{CC} =15V is assumed for test condition

Supply Section

Parameters	Symbols	Min.	Тур.	Max.	Units	Remarks
VCC turn-on threshold	VCC ON	12.2	12.7	13.2	V	
VCC turn-off threshold (under voltage lock out)	VCC UVLO	10.2	10.7	11.2	V	

*Per EIA/JESD22-A114-B (discharging a 100pF capacitor through a $1.5K\Omega$ series resistor)

IR1150(S)/IR1150I(S)(PbF)

Electrical Characteristics cont.

The electrical characteristics involve the spread of values guaranteed within the specified supply voltage and junction temperature range T_J from – 25°C to 125°C. Typical values represent the median values, which are related to 25°C. If not otherwise stated, a supply voltage of V_{CC} =15V is assumed for test condition.

Parameters	Symbols	Min.	Тур.	Max.	Units	Remarks
VCC turn-off hysteresis	V _{CC} HYST	1.8	—	2.2	V	
		— 18		22	mA	C _{LOAD} =1nF f _{SW} =200kHZ
Operating current	Icc	— 36		40	mA	C _{LOAD} =10nF f _{SW} =200kHZ
	ICC	— 8		10	mA	Standby mode - inactive gate Internal oscillator running
Startup current	ICCSTART	_	—	175	uA	V _{CC} =V _{CC ON} - 0.1V
Sleep current	I _{SLEEP}	_	125	200	uA	V _{OVP} <0.5V, V _{CC} =15V
Sleep threshold	V _{SLEEP}	0.56	0.62	0.68	V	

Oscillator Section

Parameters	Symbols	Min.	Тур.	Max.	Units	Remarks
Switching frequency	f _{SW}	50	—	200	kHz	R_{SET} = 165kΩ-37kΩ approx.
Initial accuracy	f _{SW ACC}		_	5	%	T _A = 25°C
Voltage stability	V _{STAB}	—	0.2	3	%	13V <vcc <20v<="" td=""></vcc>
Temperature stability	T _{STAB}	_	2		%	-25°C ≤ TJ≤ 125°C
Total variation	f _{VT}	—	10	—	%	Line & temperature
Long term stability	F _{STABLT}	_	0.1	0.5	%	T _{AMB} = 125°C, 1000Hrs
Maximum duty cycle	D _{MAX}	93	_	98	%	f _{SW} =200kHz
Minimum duty cycle	D _{MIN}	_	_	0	%	
Minimum off time	T _{offmin} 200		300	400	Ns	f _{SW} = 50kHz to 200kHz

Protection Section

Parameters	Symbols	Min.	Тур.	Max.	Units	Remarks
Open loop protection(OLP) Vfb threshold	V _{OLP}	17	19	21	%VREF	
Output under voltage protection (OUV)	V _{OUV}	49	51	53	%VREF	Brown out protection
Output over voltage protection (OVP)	V _{OVP}	104	105.5	107	%VREF	
OVP hysteresis	—	350	450	550	mV	
Peak current limit protection (I _{PKLMT}) I _{SNS} voltage threshold	V _{ISNS}	-1.11 -1	04 -0.96		V	

IR1150(S)/IR1150I(S)(PbF)

Internal Voltage Reference Section

Parameters	Symbols	Min.	Тур.	Max.	Units	Remarks
Reference voltage	V _{REF}	6.9	7.0	7.1	V	T _A = 25°C
Line regulation	R _{REG}	_	12	25	mV	13.5V <v<sub>CC < 20V</v<sub>
Temp stability	T _{STAB}	_	0.4	—	%	-25°C ≤T _{AMB} ≤ 125°C
Total variation	ΔV_{TOT}	6.8	_	7.1	V	Over V_{CC} and T_j ranges

Voltage Error Amplifier Section

Parameters	Symbols	Min.	Тур.	Max.	Units	Remarks
Transconductance	g _m	30	40	55	μS	-25°C ≤T _{AMB} ≤ 125°C
Source/sink current	I _{OVEA}	30 20	40 45	65 90	μA	T _{AMB} = 25°C -25°C ≤T _{AMB} ≤ 125°C
Soft start delay time (calculated)	t _{ss} —		40	-	ms	$R_{GAIN}{=}1k\Omega$, $C_{ZERO}{=}0.33\mu F$ $C_{POLE}{=}0.01\mu F,$ fXO=28Hz
VCOMP voltage (fault)	$V_{\text{COMP FLT}}$	—	1.2	1.5 0.2	V	@ 1mA (max) initial @ 25µA steady state
Effective VCOMP voltage	V _{COMP EFF}		6.05		V	
Input bias current	Ι _{ΙΒ} —		-0.2	-0.5	μA	V _{FB} =0V -25°C ≤ T _{AMB} ≤ 125°C
Open loop bandwidth	BW	_	1	—	MHz	
Input offset voltage temp coefficient	TC _{IOV} —			10	µV/°C	Note 1
Common mode rejection ratio	CMRR	_	100	—	dB	
Output low voltage	V _{OL} —			0.5	V	
Output high voltage	V _{OH} 5.71		6.15	6.8	V	
VCOMP start voltage	V _{COMP START}	300	500	700	mV	

Current Amplifier Section

Parameters	Symbols	Min.	Тур.	Max.	Units	Remarks
DC gain	g dc	_	2.5	—	V/V	
Corner frequency	f _C 200		_	280	kHz	Note 1
Input offset voltage	V _{IO}	_	1	4	mV	Note 1
ISNS bias current	I _{IB}	_	200	300	μA	V _{FB} =0V,-25°C ≤ T _{AMB} ≤ 125°C
Input offset voltage temp coefficient	TC _{IOV} —		_	10	µV/°C	Note 1
Common mode rejection ratio	CMRR	_	100	_	dB	
Blanking time	T _{BLANK}	230	350	450	ns	T _{AMB} = 25°C
	I BLANK	150		600	ns	-25°C ≤T _{AMB} ≤ 125°C

International **tor** Rectifier

IR1150(S)/IR1150I(S)(PbF)

Gate Driver Section


Parameters	Symbols	Min.	Тур.	Max.	Units	Remarks
Gate low voltage	V _{GLO} —		1.2	1.5	V	I _{GATE} =200mA
Gate high voltage	V _{GTH} —		13	18	V	V _{CC} =20V
Gate high voltage	V _{GTH} 9.5		—	—	V	V _{CC} =11.5V
Rise time	tr	— 20 -	-		ns	$C_{LOAD} = 1nF, V_{CC} = 16V$
Rise tille	u	— 70 -	-		ns	$C_{LOAD} = 10$ nF, $V_{CC} = 16V$
Fall time	tf	— 20 -	-		ns	$C_{LOAD} = 1nF, V_{CC} = 16V$
	u	— 70 -	-		ns	$C_{LOAD} = 10$ nF, $V_{CC} = 16V$
Out peak current	I _{ОРК} 1.5			_	A	C_{LOAD} = 10nF, V_{CC} =16V
Gate voltage @ fault	VG _{fault} —		_	1.8	V	I _{GATE} =20mA

Note 1: Guaranteed by design, but not tested in production.

International **IOR** Rectifier

IR1150(S)/IR1150I(S)(PbF)

Block Diagram



Lead Assignments & Definitions

Lea	ad Assignme	ent	Pin#	Symbol	Description
			1	COM Gr	ou nd
	IR1150		2	FREQ Fr	eq uency Set
сом 1		8 GATE	3	I _{SNS} Cur	re nt Sense
FREQ 2		7 Vcc	4	OVP/EN	Overvoltage Fault Detect / Enable
I SNS 3		6 V _{FB}	5	COMP	Voltage Loop Compensation
OVP/EN 4		5 COMP	6	V_{FB}	Output Voltage Sense
			7	V_{CC}	IC Supply Voltage
			8	GATE	Gate Drive Output

General Description

The μ PFC IR1150 is inten ded for boost converters for power factor correction operating at a fixed frequency in continuous conduction mode. The IC operates with two loops; an in ner current loo p and an o uter voltage loop. The inner curr ent loo p is fa st, reliabl e and does not require sensing of the input voltage in order to create a current reference.

This inner current loop sustains the sinusoidal profile of the average input current based on the de pendency of the pulse width modulator duty cycle on the input line voltage in or der to determine the an alogous input line current. T hus, the current I oop uses the embed ded input voltage signal to control the average input current to follow the input voltage.

The IR1150 e nables e xcellent THD performance. In light I oad conditions, a smal I distortion occurs at zerocrossing due t o the finite b oost inductance but this is negligible and well within EN6100 0-3-2 Class D specifications.

The outer voltage lo op cont rols the DC bus voltage . This voltage i s fed into t he voltag e error amplifier t o control the slo pe of the int egrator ramp a nd sets the amplitude of the average input current.

The two loops combine to control the amplit ude, phase and shape of the input current, with respect to the input voltage, giving near-unity power factor.

The IC is desi gned for rob ust operation and provides protection from system level over current, over voltage, under voltage, and brownout conditions.

IC Supply

The UVLO circuit monitors the VCC pin and maintains the gate driv e signa I inactiv e until the VCC pin voltag e reaches the UVLO turn on th reshold, ($V_{CC ON}$). As soon as the VCC voltage exceeds this threshold, provided that the V_{FB} pin voltag e is greater than 20%VREF, the gate drive will begin s witching (un der Soft Start) and incr ease the pulse width to its maximum valu e as dem anded b y t he output voltage error am plifier. If the voltage on the VCC pin falls below the UVLO turn off threshold, ($V_{CC UVLO}$), the IC turns off, gate drive is terminated, and the turn on threshold must again be exceeded in order to re-start the process and move into Soft Start mode.

Soft Start

Soft Start controls the rate of rise of the output voltage error amplifier in order to obtain a linear control of the increasing duty cycle as a function of time. The Soft Start time is controlled by voltage error amplifier compensation components selected, and is user programmable based on desired loop crossover frequency.

Frequency Select

The switching frequency of the IC is programmable by an external resis tor at the FREQ pin. T he design incorporates min/max restrictions such that the minimum and maximum operating frequency fall within the range of 50-200kHz.

Gate Drive

The gate drive is a totem pol e driver with 1.5A capa bility. If higher currents are r equired, additional external drivers can be used.

Detailed Pin Description

COM: Ground

This is the ground p otential pin of the int egrated control circuit. All internal devices are referenced to this point.

V_{FB}: Output Voltage Feedback

The output volt age of the boost converter is sensed via a resistive divider and fed into this pin, which is the inverting input of the output voltage er ror amplifier. The impedance of the divider string must be low enough so as to not introduce substantial error due to the input bias currents of the amplifier, yet hi gh en ough so as to minimize po wer dissipation. A ty pical value of external divider impedance is $1M\Omega$.

The error amplifier is a transconductance type which yields high output impedance, thus increasing the noise immunity of the error amplifier o utput. This also eli minates in put divider string interaction w ith comp ensation fee dback capacitors and reducing the loading of divider string due to a low impedance output of the amplifier.

COMP: Voltage Loop Compensation

External circuitry from this pin to ground compens ates the system voltage loop and soft st art time. This is the output of the vo ltage error am plifier. This pin will be discharged via internal resistance when a fault mode occurs.

GATE: Gate Drive Output

This is the gate drive output of the IC. Drive voltage is internally limited and provides $\pm 1.5A$ peak with matched rise and fall times.

FREQ: Frequency Set

This is the user pro grammable fre quency pin. An external resistor from this pin to the COM pin programs the frequency. The operation all switching frequency range for the device is 50kHz – 200kHz.

ISNS: Current Sense input

This pin is the einverting Current Sense Input & Peak Current L imit. The voltage at this pin is the neg ative voltage drop, sensed across the system current sens e resistor, representing the inductor current.

This voltage is fed into the P eak Current Limit protection comparator with threshold a round -1V. This protection n circuit incor porates a lead ing edg e bla nking circuit following the comparator to improve noise immunity of the protection process.

The current sense signal is also fed into the current sense amplifier. The signal is amplified, filtered of high frequency noise and then injected into a summing node where it is subtracted from the compensation voltage V_{COMP} .

The signal on this pin must be previo usly filtered with an RC cell to provide ad ditional noise immuni ty. The input impedance of this pin is $5k\Omega$.

V_{cc}: Supply Voltage

This is the supply voltage pin of the IC and it is monitored by the under voltage lock out circuit. It is possible to tur n off the IC b y pulling this pin below the mi nimum turn off threshold voltage, without damage to the IC.

To prevent noi se problems, a b ypass ceramic capacitor connected to VCC and COM should be placed as close as possible to the IR1150.

This pin is not internally clamped, therefore damage will occur if the maximum voltage is exceeded.

OVP/EN: Over Voltage Protection / Enable

This pin is the inp ut to the over volta ge protection comparator the thres hold of which is intern ally programmed to 105.5% of VREF.

A resistive divi der feeds this pin from the output volt-ag e to COM and inhibits the gate drive whenever the threshold is exceeded. Normal operation resumes when the voltage level on this pin decreases to below the pin threshold.

This pin is als o used to acti vate "sleep" mode b y pulling the voltage level below 0.62V (typ).

Operating States

UVLO Mode

The IC remains in the UVLO condition until the voltage on the V $_{\rm CC}$ pin e xceeds the VC C turn on thre shold voltage, VCC ON.

During the time the IC remains in the UVLO state, the gate drive circuit is inactive and the IC draws a

quiescent curr ent of ICC START. The UVLO mode is accessible from any other state of operation whenever the IC supply voltage condition of $V_{CC} < V_{CC UVLO}$ occurs.

Standby Mode

The IC is in this state if the supply voltage has exceeded $V_{CC \ ON}$ and the VFB pin voltage is less than 20% of VREF. The oscillator is running and all internal circuitry is biased in this state but the gate is inactive. T his state is accessible from any other state of operation except OVP. The IC enters this state whenever the VFB pin voltage has decreased to 50% of VREF when o perating in n ormal mode or during a peak current limit fault condition, or 20% VREF when operating in soft start mode.

Soft Start Mode

This state is activated once the V $_{\rm CC}$ voltage has exceeded V $_{\rm CCON}$ and the VF B pin voltage has exceeded 20% of VREF.

The soft start time, which is defined as the time req uired for the dut y c ycle to linea rly incr ease from zero to maximum, is dependent u pon the va lues selected for compensation of the voltag e loop pin COMP to pin COM. Throughout the soft start c ycle, the output of the vo ltage error amp lifier (pin COM P) charges through the compensation network. T his forces a line ear rise of the voltage at this node which in turn forces a linear incr ease in the gate dri ve dut y c ycle from 0. This control led d uty cycle reduc es sy stem comp onent stress durin g start up conditions as the inp ut curr ent amplit ude is increasi ng linearly.

Normal Mode

The IC enters normal operating mode once the soft start transition has been completed. At this point the gate drive is switching and the IC draws a maximum of ICC from the supply voltage source. The device will initiate another soft start sequence in the event of a shutdo wn due to a fau lt, which activ ates the protection n circuitry, or if the supply voltage drops below the UVLO turn off threshold of V $_{CC}$ UVLO-

Fault Protection Mode


The fault mode will be activated when any of the protection circuits are activated. The IC protection circuits inclu de Supply Vo Itage Un der V oltage L ockout (U VLO), Output Over Voltage Protection (O VP), Open Loop Protection n (OLP), Output Und ervoltage Protection (OU V), and P eak Current Limit Protection ($I_{PK LIMIT}$).

Sleep Mode

The sleep mo de is initiated by pulling the OVP pin below 0.62V (t yp). In this mode the IC draws aver y low quiescent supply current.


International

IR1150(S)/IR1150I(S)(PbF)




International **ICR** Rectifier

IR1150(S)/IR1150I(S)(PbF)



International IOR Rectifier

IR1150(S)/IR1150I(S)(PbF)




Source/Sink Current




International **tor** Rectifier

IR1150(S)/IR1150I(S)(PbF)



V_{cc} Under Voltage Lockout




Output Protection

International

IR1150(S)/IR1150I(S)(PbF)

Case outline



International **tor** Rectifier

IR1150(S)/IR1150I(S)(PbF)


Tape & Reel Information (SOIC 8-Lead only)

Dimensions are shown in millimeters (inches)


NOTES:

1. OUTLINE CONFORMS TO EIA-481 & EIA-541.

2. CONTROLLING DIMENSION : MILLIMETER.



NOTES : 1.CONTROLLING DIMENSION : MILLIMETER. 2.OUTLINE CONFORMS TO EIA-481 & EIA-541.



ORDER INFORMATION

Basic Part Lead-fre 8-Lead SOIC IR1150STR order IR1150STR 8-Lead SOIC IR1150ISTR order IR1150ISTR 8-Lead SOIC IR1150ISTR order IR1150ISTRPbF

e Part 8-Lead SOIC IR1150S order IR1150STRPbF 8-Lead PDIP IR1150 order IR1150PbF 8-Lead PDIP IR1150I order IR1150IPbF



The IR1150(S)(PbF) has been designed and qualified for the Consumer Market The IR1150I(S)(PbF) has been designed and qualified for the Industrial Market Qualification Standards can be found on IR's Web site.

WORLD HEADQUARTERS: 233 Kansas Street, El Segundo, California 90245 Tel: (310) 252-7105 http://www.irf.com/ Data and specifications subject to change without notice. 2/5/2007